EXOSTIV Using the KC705 Kintex-7 evaluation kit

Rev. 1.0.3 - April 11, 2018





Table of Contents

ΕX	OSTIV – using the KC705 kit	3
	Introduction	
	Using EXOSTIV with the KC705 evaluation kit	
	KC705 : overview	
	Reviewing the .epf files settings for the link configuration	-
	Reviewing the .epf files settings for the capture configuration	.10

References

Revision History

Revision	Modifications		
1.0.0	Initial revision		
1.0.1	Corrected minor typos		
1.0.2	Updated with EXOSTIV Dashboard 1.8.2 release		
1.0.3	Updated with EXOSTIV Dashboard 1.8.4 release		



EXOSTIV – using the KC705 kit

Introduction


This document provides information about using EXOSTIV with the KC705 Kintex-7 evaluation kit (<u>https://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html</u>).

Using EXOSTIV with the KC705 evaluation kit

EXOSTIV can be connected to the KC705 evaluation kit through the SFP / SFP+ connector with direct SFP cables or through another connector (e.g. the FMC HPC or FMC LPC connectors), possibly with an adapter.

In this document, we'll describe how to use EXOSTIV with the KCU705 kit SFP/SFP+ connector and with one of the FMC HPC connectors, with the FMC to HDMI adapter of Exostiv Labs (<u>http://www.exostivlabs.com/exostiv/hdmi-to-fmc-module-adapter/</u>). We provide several .epf files to be used with the EXOSTIV Dashboard, that are pre-configured for use with these ports.

KC705 : overview





Reviewing the .epf files settings for the link configuration

Option1: using the SFP connection and on-board SGMIICLK for the transceivers

Using a single SFP Cable: simply plug the SFP cable in the KC705 SFP/SFP+ connector and the other end into any of the EXOSTIV Probe SFP ports. The cable used should be able to provide at least 6.25 Gbps bandwidth with the example project standard settings.





'TestKC705-1.8.4-SFP-6G-SGMIIClk.epf':


Link 2 2 2	Capture Configuration
FPGA Type	Connector
Family Kintex-7 💌	Connector type SFP 🔻
Package ffg900 🔻	
Speed grade -2 🔻	We use the SFP connector type on the EXOSTIV Probe.
Part xc7k325tffg900-2 🔻	
Search	
Upstream Link	Downstream Link
Transceiver bank 117 👻	○ Use I2C link
MGT type GTX	Transceiver bank 117
MGT_TxP0 K2	MGT_RxP0 K6
MGT_TxP1 J4	MGT_RxP1 H6
MGT_TxP2 H2	MGT_RxP2 G4 We use SFP2 on the KC705 bo
MGT_TxP3 F2	MGT_RXP3 F6 The Tx and Rx P pins of the SI
	connected to H2 and G
Reference Clock	respectively (bank 117)
Transceiver bank 117 💌	
MGT_REFCLK_P0 G8	
MGT_REFCLK_P1 J8	A 125 MHz reference clock is generated on the KC705 bo
Frequency (MHz) 125	as reference clock for the transceiver connected to the
Range : 60 MHz to 670 MHz	(refer to the KC705 documentation - SGMIICLK).
Line rate (Gb/s) 6.25	reference clock enters bank 117 at pin G8. With this refere
Link rate (Gb/s) 6.25	clock, we are able to configure the GTX at 6.25 Gbps
PLL type used CPLL EXOSTIV dock output	clock, we are able to comigare the orivat 0.25 dbps
	Log Window



Option 2: using the SFP connection the FMC adapter to generate the reference clock

The following option allows to reach data rates of 10 Gbps because the clock reference provided from the FMC adapter is of better quality than the KC705 SGMIICLK. This option requires using the FMC plug-in adapter on one of the FMC connectors to supply a clean reference clock at 156.25 MHz and the SFP connector for the data – see picture below.







'TestKC705-1.8.4-SFP-10G.epf':


	We use the SFP connector type on the EXOSTIV Probe.
EXOSTIV Dashboard for Xilinx - D:/Projects/Xplorer/Product/Sup File Iools Help	pport/XilinxEvalKits/KC705/KC705_Tests/SFP/Project-Dashboard-1.8.4/TestKC705-1.8.4-SFP-10G.epf — 🗆 🗙
	Capture A constraint A constrai
Family Kintex-7 Conr Package ffg900 • Speed grade -2 • Part xc7k325tffg900-2 • Search • • Upstream Link • • MGT type GTX • MGT_TxP0 K2 • MGT_TxP1 34 •	nector nector type SFP We use SFP2 on the KC705 board. The Tx and Rx P pins of the SFP2 are connected to H2 and G4 pins respectively (bank 117) Instream-tink Use IZC link Use transceiver link nsceiver bank 117 T_RXP0 K6 T_RXP1 H6
	F_RxP3 F6
Transceiver bank 118 MGT_REFCLK_P0 C8 MGT_REFCLK_P1 E8 Frequency (MHz) 156.25 Range : 60 MHz to 670 MHz	A 156.25 MHz reference clock is supplied on the KC705 FMC connector from the connected FMC adapter. This reference clock enters bank 118 at pin C8. With this reference clock, we are able to configure the GTX at 10 Gbps (this example must be used with EP12000 Probe or faster).
Line rate (Gb/s) 10 Link rate (Gb/s) 10 PLL type used QPLL EXOSTIV dock output	
-	Log Window
Info : Project file "D:/Projects/Xplorer/Product/Support/XilinxEvalKits/K	KC705/KC705_Tests/SFP/Project-Dashboard-1.8.4/TestKC705-1.8.4-SFP-6G.epf" loaded successfully. KC705/KC705_Tests/SFP/DMI/Project-Dashboard-1.8.4/TestKC705-1.8.4-HDMI4ch.epf" loaded successfully. KC705/KC705_Tests/SFP/Project-Dashboard-1.8.4/TestKC705-1.8.4-SFP-106-epf" loaded successfully.
Vetlist flow Vivado link 💥 EXOSTIV Probe 💥 FPGA link 💥	

Г



Option 3: using the FMC to HDMI module adapter and the HDMI cable.

Set the clock oscillator of the FMC to HDMI module to 156.25 MHz / 125 .00 MHz (see picture below) to match to provided example clock setting. Then, plug the FMC to HDMI module in the KC705 FMC HPC port. Finally plug the HDMI cable provided with the EXOSTIV Probe in the EXOSTIV Probe HDMI connector on one end and in the FMC module HDMI connector on the other end (see pictures below).





'TestKC705-1.8.4-HDMI4ch.epf'

Kintex-7 part mounted on the KC705 board	upport/XilinxEvalKits/KC705/KC705_Tests/HDMI/Project-Dashboard-1.8.4/TestKC705-1.8.4-HDMI4ch — 🛛 🗙
FPGA Type Co Family Kintex-7 ▼ Package ffg900 ▼ Speed grade -2 ▼ Part xc7k325tffg900-2 ▼ Search	Capture onfiguration We use the HDMI connector type on the EXOSTIV Probe.
MGT type GTX SC MGT_TxP0 D2 SC MGT_TxP1 C4 SC MGT_TxP2 B2 SC MGT_TxP3 A4 SC	Use I2C link O Use transceiver link When using the HDMI connector of EXOSTIV Probe, we need 2 extra pins for the downstream channel. These pins from the HDMI connector are mapped onto the LA00_P_CC and LA00_N_CC pins of the FMC connector (see: FMC to HDMI module user's guide). These pins are connected to the C25 and B25 pins of the FPGA on the KC705 – and are of LVCMOS25 standard.
Frequency (MHz) 125 Range : 60 MHz to 670 MHz Line rate (Gb/s) 6.25 Link rate (Gb/s) 25 PLL type used CPLL EXOSTIV clock output 1 Info : Welcome to EXOSTIV Dashboard for Xilinx v1.8.4 Info : License is activated, expiration : 2020-12-31 00:00:00 Info : Project file "D:/Projects/Xplorer/Product/Support/XilinxEvalKits Info : Stroget file "D:/Projects/Xplorer/Product/Support/XilinxEvalKits Netlist flow Vivado link X EXOSTIV Probe FPGA link X	A 125 MHz reference clock is generated from the FMC to HDMI module mounted oscillator. This clock source is provided to the FPGA through the FMC HPC connector and goes to pin E8 of the FPGA (refer to the KC705 documentation). From this clock at 125 MHz (clock 1 on the FMC adapter), we are able to select a line rate of 6.25 Gbps per transceiver. Provided that we use 4 transceivers, the total link rate is 25 Gbps.



Reviewing the .epf files settings for the capture configuration

Please open the .epf files and review them through the EXOSTIV Dashboard interface.

Here are the main characteristics of the example: -

- There are 5 data generators in the example design. There are connected to 2 capture units: 0
 - 'Pattern', 'PatternMux' or 'System' Capture Unit' (16 bits):
 - Digital sine wave: 'Sine' data group • .
 - A counter: 'Cnt' data group
 - A pseudo random number generator: 'Rnd' data group
 - 'Video' or 'VideoMux' Capture Unit (46 bits): 0
 - Video (SDI) stream : 'HD-SDI' data group
 - Optionally, a Sine wave with noise : 'Noisy sine'.

EXOSTIV Dashboard for Xilinx - D:/Projects File Iools Help Experimentary States Sta	Xplorer/Product/Support/XilinxEvalKits/Ki	C705/KC705_Tests/HDN	1l/Project-Dashbo	oard-1.8.4/TestKC705-1	I.8.4-HDMI4ch —	
Link Configuration	Capture Configuration	> > >	Insert EXOSTIV IP	22	> Debug Design	
Capture units (2 out of max. 16)	-	Pa	tternMux	Dete		
PatternMux Sine Counter Random Double click to add Data Group VideoMux Video+tD-SDI NoisySine Double click to add Data Group	Bit operations X, 0, 1,	ed	▼ e, out of range ▼	Data Fifo depth Number of data groups Number of data probes		
Double click to add Capture Unit	Sampling Clock					
		Log Window				
Info : Welcome to EXOSTIV Dashboard for Xilinx v1.8.4 Info : License is activated, expiration : 2020-12-31 00:00:00 Info : Info : Project file 'D:/Projects/Xplorer/Product/Support/XilinxEvalKits/KC705/KC705_Tests/SFP/Project-Dashboard-1.8.4/TestKC705-1.8.4-SFP-6G.epf" loaded successfully. Info : Project file 'D:/Projects/Xplorer/Product/Support/XilinxEvalKits/KC705/KC705_Tests/HDMI/Project-Dashboard-1.8.4/TestKC705-1.8.4-SFP-6G.epf" loaded successfully.						
Netlist flow 🛛 Vivado link 🕱 🗍 EXOSTIV Probe 🗙	FPGA link 💥					



Copyright

© Byte Paradigm sprl 2018. Exostiv Labs™, the Exostiv Labs logo, EXOSTIV™ and MYRIAD™ are trade names and/or trademarks of Byte Paradigm sprl. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Byte Paradigm sprl is a company registered in Belgium, 18 Avenue Molière, 1300 Wavre. VAT / REG nr: BE0873.279.914.

Disclaimer

THIS DOCUMENT IS PROVIDED "AS IS". EXOSTIV LABS PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, EXOSTIV LABS makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

The contents of this document are subject to change without notice. This document may contain information on a Exostiv Labs product under development by Exostiv Labs. Exostiv Labs reserves the right to change or discontinue work on any product without notice.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL EXOSTIV LABS BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF EXOSTIV LABS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Exostiv Labs products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Exostiv Labs products in such critical applications.

http://www.exostivlabs.com