

EXOSTIV Dashboard

Hands-on - MICA board

Rev. 1.0.7 - April 17, 2019

Table of Contents

EXOSTIV Dashboard – Hands-on.....	3
Introduction.....	3
EXOSTIV for Xilinx FPGA – Overview.....	3
The MICA board setup.....	5
Board Overview.....	5
Connecting the board to the EXOSTIV probe.....	5
Connecting the configuration cable to the MICA board.....	6
Quick Start – Run simple captures from the MICA board.....	7
Demonstration kit contents and files.....	7
Overview of the reference design used for the demo instrumented with EXOSTIV IP.....	8
Start EXOSTIV Dashboard and load the reference project file.....	9
EXOSTIV IP configuration review.....	10
Switch to the EXOSTIV Dashboard Analyzer.....	12
Connect the Probe.....	12
Run a simple capture.....	14
Run a burst capture with trigger.....	16
Creating a ‘netlist flow’ project with EXOSTIV Dashboard.....	19
Start Vivado and create a new netlist flow project.....	19
Using the Core Inserter.....	22
Program the target board.....	34
Creating a ‘RTL flow’ project with EXOSTIV Dashboard.....	35
Using the IP generator (RTL flow).....	36
Overview of the files generated with the RTL flow.....	41
RTL flow: inserting EXOSTIV IP and implementing the design.....	41

Revision History

Revision	Modifications
1.0.0	<ul style="list-style-type: none"> Initial revision
1.0.1	<ul style="list-style-type: none"> Minor updates
1.0.2	<ul style="list-style-type: none"> Update for EXOSTIV Dashboard v. 1.5.3 Added section describing the RTL flow.
1.0.3	<ul style="list-style-type: none"> Update for EXOSTIV Dashboard v. 1.5.4
1.0.4	<ul style="list-style-type: none"> General review and update
1.0.5	<ul style="list-style-type: none"> Update for EXOSTIV Dashboard v. 1.9.1
1.0.6	<ul style="list-style-type: none"> Legal and brand names update.
1.0.7	<ul style="list-style-type: none"> Update with new versions of software

EXOSTIV Dashboard – Hands-on

Introduction

This session provides a documented practical example on how to use EXOSTIV Dashboard software for Xilinx FPGA.

In this session, we review the general flow used by EXOSTIV to instrument FPGA and extract debug data out of it.

Then we show how to use EXOSTIV Analyzer with a pre-configured demonstration board and configuration.

Finally, we describe how to use EXOSTIV Dashboard ‘Core Inserter’ to configure and insert a simple EXOSTIV IP core into a reference design.

EXOSTIV for Xilinx FPGA – Overview

Typically, the target FPGA design is instrumented with an ‘EXOSTIV IP’ core after synthesis or from the RTL source code. This IP is configured with the EXOSTIV Dashboard core inserter to reach FPGA internal nodes, sample them and send the sampled data to outside with gigabit transceivers.

Unlike JTAG-based solution, this approach does not require growing the FPGA memory resources with the size of the capture, as the recorded data is progressively extracted towards a memory located outside of the target FPGA. When the average required bandwidth does not exceed what the reserved transceivers are capable of, data can be extracted from the FPGA as a continuous flow or in bursts until the external memory is full.




Figure 1: EXOSTIV for Xilinx FPGA – flows overview

2 alternate flows can be used with EXOSTIV: the ‘RTL flow’, and the ‘netlist flow’:

- **The ‘RTL flow’** (or ‘HDL flow’) is used to insert the EXOSTIV IP in the RTL (VHDL or Verilog) source code. EXOSTIV Dashboard software is used to set up a **generic IP** provided as an output netlist and a top-level component (VHDL) or module (Verilog). This output IP has to be instantiated ‘manually’ in the source RTL code – after which the synthesis and implementation of the design are to be run.
- **The ‘netlist flow’** is used to insert the EXOSTIV IP into a synthesized target design (= in the target design netlist). EXOSTIV Dashboard is used to configure the EXOSTIV IP and to insert / connect it in the target design netlist. This flow is more automatically managed from the EXOSTIV Dashboard and does not require any manual insertion. From a flow point of view, it has the advantage to work from a synthesized design – and hence – to save the time needed to synthesize the target FPGA every time a new EXOSTIV IP must be inserted. Once the target design

netlist is instrumented with EXOSTIV IP, it has to be implemented (place, route, bitstream generation). This flow is depicted at at

- **Figure 1.**

The general structure of EXOSTIV is depicted at **Figure 2.** With a large external 8GB memory, EXOSTIV provides up to 200,000 times more visibility than tradition embedded instrumentation solutions.

Figure 3 shows the general structure of the EXOSTIV IP core inserted into the FPGA.

Figure 2 : EXOSTIV





Figure 3 : EXOSTIV IP general structure



The MICA board setup


Board Overview

The 'MICA' board is a compact target board that can be used to get started with EXOSTIV and demo the system. It is pre-configured with an example FPGA design.

The 'MICA' board is a target board mounted with an Artix-7 FPGA.

Features:

- Artix-7 FPGA – xc7a35tcs325-2
- Micro-HDMI type connector, with 3 GTP lines for use with EXOSTIV Dashboard. The board power is supplied through this connector by the EXOSTIV probe
- JTAG interface to reprogram the FPGA and the FPGA configuration EEPROM
- FPGA configuration EEPROM, pre-loaded with an example configuration for demo.



Connecting the board to the EXOSTIV probe

1. Place the HDMI to micro HDMI adapter on one end of the HDMI cable
2. Plug the HDMI end into the EXOSTIV probe HDMI connector and the micro-HDMI end into the MICA board



This setup can be used for demonstrating EXOSTIV: up to 3 transceivers are connected to the EXOSTIV probe through the HDMI connector and cables. The MICA board is powered through this cable too. Providing power through the HDMI cable requires using the proper option setting from EXOSTIV Dashboard (see Options menu).



Connecting the configuration cable to the MICA board

The demonstration kit includes a JTAG programming cable adapter for configuring the MICA board FPGA and its configuration EEPROM. **This is only necessary when the FPGA configuration has to be changed.**

It has to be connected to the PC with the provided micro USB cable.

Please check the following article to know how to update the MICA board configuration:

<https://www.exostivlabs.com/knowledgebase/how-do-i-update-the-mica-board-configuration/>



Quick Start – Run simple captures from the MICA board

This section of the tutorial shows how to use the MICA board setup with its standard configuration for capturing data with EXOSTIV Analyzer. This part loads a predefined project and does not use the EXOSTIV Core Inserter, which is described later in this document, from on page 19.

Demonstration kit contents and files

The demonstration kit includes:


1. 1x EXOSTIV probe with a power supply
2. 1x USB 3.0 cable for the EXOSTIV probe
3. 1x HDMI cable
4. 1x HDMI to micro-HDMI adapter
5. 1x MICA FPGA board
6. 1x programming kit for the MICA board

The following software and files are used with the demonstration kit:

Vivado v.2015.4 or newer (from 2018.2 recommended)	Please go to www.xilinx.com to download the software. The Vivado Webpack (free) is ok for using this demonstration kit. You'll need to register to download the software.
EXOSTIV Dashboard v. 1.9.1 or newer	Please download from this page: https://www.exostivlabs.com/support/downloads/ Please contact support@exostivlabs.com to receive the latest download link and a license key. Please check the ' UG501 - Getting started guide ' for installation instructions.
EXOSTIV Dashboard reference project file	Please download from this page: https://www.exostivlabs.com/support/downloads/ File archive : Demo-MICA-3links_1.9.x.zip Files: demo_mica702-3links-1.9.1.epf (or newer) : EXOSTIV Dashboard project file. *.xml : EXOSTIV MYRIAD Waveform Viewer wave formatting files. Includes the MICA board binaries : demo_mica702-3links-1.9.1.bin and demo_mica702-3links-1.9.1.bit – or newer. The MICA board is pre-configured. Use these files if the board configuration was changed and you want to revert back to the original configuration.
MICA board Artix-7 FPGA reference design	Please download from this page: https://www.exostivlabs.com/support/downloads/ File archive: DEMO_MIC_A7_02-export.zip

Overview of the reference design used for the demo instrumented with EXOSTIV IP.

Figure 4 : Overview of the reference design instrumented with EXOSTIV IP.




REMARKS:

- 1) The original design provided in the DEMO_MIC_A7_02-export.zip Vivado project does not include the EXOSTIV IP inserted.
- 2) The binary files provided as demo_mica702-3links.bit and demo_mica702-3links.bin include the EXOSTIV IP. The MICA board is provided pre-configured with these files.

Start EXOSTIV Dashboard and load the reference project file


All project files used with the EXOSTIV Dashboard contains the settings of one EXOSTIV IP.

1. Start EXOSTIV Dashboard for Xilinx :



2. On the Welcome Screen, click on 'Open Project'
3. Locate and load '**demo_mica702-3links-1.9.1.epf**'

The Dashboard opens on the Core Inserter 'Link Configuration' window. Please note that this example is based on the 'netlist flow'.



EXOSTIV IP configuration review

The 3 buttons on the top of the window show the flow for configuring EXOSTIV IP, run insertion and then use the EXOSTIV Dashboard analyzer.

The steps required to configure and insert an IP are detailed from section 'Creating a 'netlist flow' project with EXOSTIV' at page 19 below.



Clicking on the 'Link Configuration' and 'Capture Configuration' buttons switch the display and allow to check the EXOSTIV IP configuration as defined in the demonstration project and loaded into the MICA demonstration board.

The overall settings match the description of Figure 4.

EXOSTIV Dashboard for Xilinx - D:/Projects/Xplorer/Hands-On/Demo-MICA-3links_1.8.x/demo_mica702-3links-1.8.2.epf

File Tools Help

Link Configuration >>> Capture Configuration >>> Insert EXOSTIV IP >>> Debug Design

Capture units (3 out of max. 16)

- ▼ Pattern
 - Cnt
 - Sine
 - Noise
 - Double click to add Data Group
- ▼ Video
 - SDI
 - Noise
 - Double click to add Data Group
- ▼ Video-Extended
 - Vid-Extended
 - Double click to add Data Group
 - Double click to add Capture Unit

Pattern

Triggering

Trigger unit type: Levels / Edges / Comparisons

Bit operations: X, 0, 1, R, F, B, N

Bus operations: ==, >, <, >=, <=, <>, in range, out of range

Counter width: Disabled

Sequencer Depth: Disabled

Storage qualification:

Number of pipes: Disabled

Sampling Clock: Clk

Data

Fifo depth: 1024

Number of data groups: 3 out of max. 16

Number of data probes: 16 out of max. 2048

Log Window

Logging

Info : Welcome to EXOSTIV Dashboard for Xilinx v1.8.2

Info :

Info : License is activated, expiration : 2020-12-31 00:00:00

Info :

Info : Project file "D:/Projects/Xplorer/Hands-On/Demo-MICA-3links_1.8.x/demo_mica702-3links-1.8.2.epf" loaded successfully.

Console

Netlist flow | Vivado link ❌ | EXOSTIV Probe ❌ | FPGA link ❌


Switch to the EXOSTIV Dashboard Analyzer

The EXOSTIV Dashboard ‘Analyzer’ is used with the EXOSTIV Probe to sample and capture the internal nodes connected to the EXOSTIV IP.


Once you have loaded the target FPGA with the instrumented configuration, access the Analyzer by clicking on the ‘bug icon’ lets you access the EXOSTIV Analyzer.




Alternatively, the Analyzer can be accessed by clicking on ‘Debug Design’ in the top tool flow in the Core Inserter.




Connect the Probe

1. Connect the MICA board to the EXOSTIV probe
2. Power on the EXOSTIV Probe
3. Click on the ‘connect’ button in EXOSTIV Dashboard toolbar: 
4. Click on ‘Connect’



Once connected to the probe, EXOSTIV automatically attempts to connect the probe to the IP that is in the target FPGA.



EXOSTIV Dashboard is connected to the EXOSTIV Probe through USB


EXOSTIV Dashboard has found a valid EXOSTIV IP in the target design and there is a valid communication with it

Remarks:

For the ‘FPGA link’ to be established, the EXOSTIV Probe must be able to:

1. properly communicate with an IP inserted in the target FPGA – and:


2. check that the EXOSTIV IP inserted in the FPGA matches with the IP settings (CU, data groups, ...) as defined in the project file. For instance, if a project file is used, that does not match the EXOSTIV IP inserted in the FPGA, the communication will not be established and the EXOSTIV Dashboard Analyzer will not be usable.
To check if the EXOSTIV IP inserted in the target FPGA matches with the project settings, a unique identifier (UUID) is programmed in the generated IP and read back with the EXOSTIV Probe. This UUID is also saved in the project file when a new EXOSTIV IP is generated.
3. The MICA board is powered through the HDMI link. The power line of the HDMI link is enabled through the EXOSTIV Dashboard menu: **Tools > Menu**




To power on the MICA board, the project file **must** be loaded into the EXOSTIV Dashboard before attempting to connect to the EXOSTIV Probe. When the EXOSTIV Dashboard connects to the EXOSTIV Probe through USB, it first checks in the project settings if the HDMI cable should be used – and if the output power option is selected. If it is the case, the power is enabled before the probe attempts to communicate with the EXOSTIV IP loaded in the target FPGA.

Run a simple capture





1. Select 'Pattern' capture unit tab
2. Select 'Sine' Data Group
3. Select 'Stream to probe' Transfer mode
4. Specify 1 as number of captures
5. Specify the following number of samples per capture: 1999872
6. Set trigger position to 1022
7. Click on 'Run immediately'.




The data is captured, uploaded to the PC and encoded as waves. They appear in the waveform viewer.



- Right-click on the sine_data bus in the waveform window and change radix to 'Analog' to display the digital sine wave as analog signal. Then do it again and select Color > Wave to change the wave color. This is a simple example of how the wave can be formatted.




As a result the Sine Wave is displayed as analog format, and can be expanded bit by bit as well...



Run a burst capture with trigger

1. Select 'Video' tab
2. Select 'SDI' data group
3. Set up a capture with e.g. 100 captures of 3584 samples
4. Position trigger at sample 2345



5. Go to the 'trigger controls' select the following pre-saved trigger equation:

Trigger

Qualification

AND Equation


	Signal Name	Operation	
1	<input type="checkbox"/> g_demo[0].u_core/sdi_Valid	== R	bin


Use other capture units


OR Equation



	Signal Name	Operation	
1	<input checked="" type="checkbox"/> g_demo[0].u_core/sdi_SOF	== R	bin
2	<input type="checkbox"/> g_demo[0].u_core/sdi_HBlank	== R	bin

Use other capture units

6. Run the capture with trigger by clicking on the '>|' button: 



7. To change the wave formatting, click on the 'load wave format' button : 
8. Locate an select file 'sdi.xml', open, then zoom...



Creating a 'netlist flow' project with EXOSTIV Dashboard



In this section, we'll describe how to create a 'netlist flow' project from zero using EXOSTIV Dashboard. It shows how to configure an IP and insert it into the target design with EXOSTIV Dashboard Core Inserter.

In this section, we'll use the MICA board reference design, Xilinx Vivado and the EXOSTIV Dashboard.

Start Vivado and create a new netlist flow project

Xilinx Vivado version 2015.4 or newer must be used. The free Webpack version is sufficient for this demonstration, as the Artix-7 FPGA device mounted on the MICA board is supported with this version.

1. Load the demonstration project 'DEMO03'



2. In Vivado, open 'Synthesized Design'

The screenshot shows the Vivado IDE interface. The Project Manager on the left has the Synthesis section expanded, with 'Open Synthesized Design' highlighted by an orange arrow. The Design Runs table shows the following data:

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Failed Routes	LUT	FF	BRAM	URAM	DSP	Sta
synth_1 (active)	constrs_1	synth_design Complete!							724	959	0	0	0	
impl_1	constrs_1	write_bitstream Complete!	0.829	0.000	0.056	0.000	0.000	0	728	1079	21	0	0	
Out-of-Context Module Runs														
blk_mem_w256_r8_synth_1	blk_mem_w256_r8	synth_design Complete!							0	0	4	0	0	
clk_gen_synth_1	clk_gen	synth_design Complete!							0	0	0	0	0	
clk_video_synth_1	clk_video	synth_design Complete!							0	0	0	0	0	
rom_sine_synth_1	rom_sine	synth_design Complete!							0	0	0	0	0	
rom_sine_1021_synth_1	rom_sine_1021	synth_design Complete!							0	0	0	0	0	
rom_sine_51b_T4111_synth_1	rom_sine_51b_T4111	synth_design Complete!							24	53	11	0	0	
rom_sine_67b_T2039_synth_1	rom_sine_67b_T2039	synth_design Complete!							0	67	4	0	0	

After some time, the synthesized reference design is loaded into Vivado.

The screenshot shows the Vivado IDE with the Synthesized Design loaded. The Netlist window displays the following components:

- demo_03_N
- Nets (207)
- Leaf Cells (150)
- g_demo[0]u_core (demo_03_core)
- u_clk (clk_gen)
- u_reset (reset_sync)
- u_shuffle_sync (resync_pipe)
- u_time (TimeBase)
- u_vid_mmcm (clk_video)
- u_vidrst (reset_sync_2)


The Tcl Console shows the following messages:

```
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'p:/Xplorer/hardware/fpga/DEMO_MIC_A7_02
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'p:/Xplorer/hardware/fpga/DEMO_MIC_A7_02
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'p:/Xplorer/hardware/fpga/DEMO_MIC_A7_02
Parsing XDC File [p:/Xplorer/hardware/fpga/DEMO_MIC_A7_02 - export/src/ip/clk_video/clk_video_late.xdc] for cell 'u_vid_mmcm/inst'
Finished Parsing XDC File [p:/Xplorer/hardware/fpga/DEMO_MIC_A7_02 - export/src/ip/clk_video/clk_video_late.xdc] for cell 'u_vid_mmcm/i
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
```


3. Start EXOSTIV Dashboard



4. In the welcome screen, click on 'Create New Project'




The 'Create New Project' window appears, prompting to select the desired flow (Netlist flow or RTL flow)



- Select 'Netlist IP Insertion' from the type drop-down box.
- Specify new project name and pick a location.
- For permission issues reasons please do not create project in Program Files (x86) or Program Files directory.

The 'Link Configuration window' of the core inserter appears.



Using the Core Inserter

Overview

To access the 'Core Inserter', click on the following icon in the main toolbar:



Inserting the EXOSTIV IP requires 3 successive steps:

- **Step 1** : Link Configuration
- **Step 2** : Capture Configuration
- **Step 3** : Run Insertion

These 3 steps are accessible through the top flow overview in the EXOSTIV Dashboard window




Step 1: Link Configuration

This step defines the characteristics of the target FPGA and of the interface between EXOSTIV IP and EXOSTIV Probe. The information required to complete this step depends on the target FPGA and the target FPGA board. For this hands-on session, we'll use the MICA board from Exostiv Labs. Please refer to the MICA 702 board user's guide for a details (<https://www.exostivlabs.com/files/documents/Demo%20Kit%20User's%20Guide%20-%20MICA702.pdf>).


Please set up as follows:

1. FPGA Type




FPGA Type	
Family	Artix-7
Package	csg325
Speed grade	-2
Part	xc7a35tcsg325-2

2. Connector : HDMI, as we'll use the HDMI type of connection between the MICA board and EXOSTIV Probe




Connector	
Connector type	HDMI

3. Upstream link: this setting defines the location of the used gigabit transceivers on the FPGA package. In this case, we'll use the transceivers connected to the micro-HDMI on the MICA board. **They are at sites H2, F2 and D2 of bank 216.**



Upstream Link	
Transceiver bank	216
MGT type	GTP
MGT_TxP0	H2 <input checked="" type="checkbox"/>
MGT_TxP1	F2 <input checked="" type="checkbox"/>
MGT_TxP2	D2 <input checked="" type="checkbox"/>
MGT_TxP3	B2 <input type="checkbox"/>

4. Downstream link: this setting defines the location of the 2 pins connected to the micro-HDMI connector used for the downstream 'I2C-like' link used to configure EXOSTIV IP at run time. SCL and SDA are respectively at sites M2 and M1 of the Artix-7 FPGA package. The I/O standard is LVCMOS18.



Downstream Link	
<input checked="" type="radio"/> Use I2C link <input type="radio"/> Use transceiver link	
SCL package pin	M2
SDA package pin	M1
SCL I/O standard	LVCMOS18
SDA I/O standard	LVCMOS18
<i>I/O voltages below 2.5V require an external level shifter.</i>	

- Reference Clock:** this defines the pin input of the reference clock used for the transceiver used for EXOSTIV, as well as its frequency (100 MHz). From the frequency, we can choose the link rate setting. We choose the maximum link rate available for this frequency / FPGA / EXOSTIV Probe model, that is 5 Gbps.

Reference Clock

Transceiver bank: 216

MGT_REFCLK_P0: D6

MGT_REFCLK_P1: B6

Frequency (MHz): 100 Range : 60 MHz to 660 MHz

Line rate (Gb/s): 5

Link rate (Gb/s): 15

EXOSTIV dock output

Here is an overview of the 'Link Configuration' for this example:

The screenshot shows the EXOSTIV Dashboard for Xilinx v1.8.2. The 'Link Configuration' tab is active, displaying the following settings:

- FPGA Type:** Family: Artix-7, Package: csg325, Speed grade: -2, Part: xc7a35tcsg325-2
- Connector:** Connector type: HDMI
- Upstream Link:** Transceiver bank: 216, MGT type: GTP, MGT_TxP0: H2 (checked), MGT_TxP1: F2 (checked), MGT_TxP2: D2 (checked), MGT_TxP3: B2 (unchecked)
- Downstream Link:** Use I2C link (selected), Use transceiver link (unchecked), SCL package pin: M2, SDA package pin: M1, SCL I/O standard: LVCMOS18, SDA I/O standard: LVCMOS18. Note: *I/O voltages below 2.5V requires an external level shifter.*
- Reference Clock:** Transceiver bank: 216, MGT_REFCLK_P0: D6 (unchecked), MGT_REFCLK_P1: B6 (checked), Frequency (MHz): 100 (Range: 60 MHz to 660 MHz), Line rate (Gb/s): 5, Link rate (Gb/s): 15, PLL type used: QPLL, EXOSTIV dock output (unchecked)

The Log Window at the bottom shows the following messages:

```

Info : Welcome to EXOSTIV Dashboard for Xilinx v1.8.2
Info :
Info : License is activated, expiration : 2020-12-31 00:00:00
Info :
Info : Project file "D:/Projects/Xplorer/Hands-On/Demo-MICA-3links_1.8.x/demo_mica702-3links-1.8.2.epf" loaded successfully.
  
```

At the bottom of the dashboard, there are status indicators for 'Netlist flow', 'Vivado link', 'EXOSTIV Probe', and 'FPGA link', all of which are currently marked as failed with a red 'X' icon.

✓ LINK CONFIGURATION: DONE !




To save the project:

Step 2 : Capture Configuration



This part of the flow defines the characteristics of the EXOSTIV IP core – namely:


- The capture units and their features:
 - o Trigger resources
 - o Enable / Disable storage qualification
 - o FIFO depth
 - o The sampling clock for each capture unit
 - o ...
- The data groups for each capture units and the signals from the target design that are part of each data group




For 'Capture Unit 1', select the following:

1. Trigger unit type: **Levels / Edges / Comparisons**
2. Fifo Depth : **1024**
3. Leave the other settings as they are.
4. Double-click on the Capture Unit name to change it. Change it to 'Pattern'.
5. Click on the data group name to define or see the connected nodes
6. Double-click on the Data Group name to change it. Change it to 'Sine'.







- We now have to connect EXOSTIV Dashboard to Vivado, in order to select the nodes to be observed. Switch back to Vivado and click on 'EXOSTIV Dashboard' shortcut in the main toolbar.




- In the 'EXOSTIV Dashboard Launcher' window, select the running instance of the EXOSTIV Dashboard and click on 'Link to Vivado'. This establishes a link between Vivado and EXOSTIV Dashboard.







9. In EXOSTIV Dashboard, select the 'Sine' data group and click on 'Edit Probes'




10. From the 'Connect Probes' window, browse the design and select the signal 'u_demo/sine_Data[15:0]




11. If necessary, change the signal filter by clicking on the magnifier icon:



12. Select 'Pattern' capture unit and click on the '...' button to define the capture unit's sampling clock:



13. Select 'demo_03_N/Clk', bring it to the 'Clock signal' box with the '>' and click on 'Done'.



14. Set up 2 additional capture units, with the parameters of the table below (or load the reference project file 'demo_mica702-3links.epf' if you want to skip this step)

	Name	Trigger unit type	Storage qualification	Number of pipes	Fifo depth	Number of data groups	Number of data probes	Sampling Clock
CU1	Pattern	Levels/Edges/Comparisons	NO	Disabled	1024	3	16	Clk
CU2	Video	Levels/Edges/Comparisons	NO	Disabled	2048	2	46	vid_Clk
CU3	Video-Extended	Levels/Edges	NO	Disabled	1024	1	80	vid_Clk

Capture Unit	Data group	Nodes	Data	Trigger
CU1 'Pattern'	Cnt	g_demo[0].u_core/Cnt[15..0]	YES	YES
	Sine	g_demo[0].u_core/sine_Data[15..0]	YES	YES
	Noise	g_demo[0].u_core/Rnd[15..0]	YES	YES
CU2 'Video'	SDI	g_demo[0].u_core/sdi_SOF	YES	YES
		g_demo[0].u_core/sdi_VBlank	YES	YES
		g_demo[0].u_core/sdi_HBlank	YES	YES
		g_demo[0].u_core/sdi_Valid	YES	YES
		g_demo[0].u_core/sdi_LN[11..0]	YES	YES
		g_demo[0].u_core/sdi_R[9..0]	YES	NO
		g_demo[0].u_core/sdi_G[9..0]	YES	NO
		g_demo[0].u_core/sdi_B[9..0]	YES	NO
	Noise	g_demo[0].u_core/vid_Sine[15..0]	YES	YES
		g_demo[0].u_core/vid_Noise[17..0]	YES	NO
CU3 'Video-Extended'	Vid-Extended	g_demo[0].u_core/vid_Addr[9..0]	YES	NO
		g_demo[0].u_core/sdi_SOF	YES	YES
		g_demo[0].u_core/sdi_VBlank	YES	YES
		g_demo[0].u_core/sdi_HBlank	YES	YES
		g_demo[0].u_core/sdi_Valid	YES	YES
		g_demo[0].u_core/sdi_LN[11..0]	YES	YES
		g_demo[0].u_core/sdi_R[9..0]	YES	NO
g_demo[0].u_core/sdi_G[9..0]	YES	NO		

	g_demo[0].u_core/sdi_B[9..0]		NO
	g_demo[0].u_core/vid_Sine[15..0]		NO
	g_demo[0].u_core/vid_Noise[17..0]		NO

✓ CAPTURE CONFIGURATION: DONE !


(! Don't forget to save your project !)

Step 3: Run Insertion

This part of the flow executes the following:

- IP configuration checks
- EXOSTIV IP synthesis with Vivado
- EXOSTIV IP insertion in the target FPGA netlist
- Additional constraints generation
- Instrumented design implementation and bitstream generation.

1. Click on 'Insert EXOSTIV IP'



2. Enable Implementation and select 'impl_1' from the drop down list: Select 'Implement Design' and 'Generate bitstream'.
3. Click on 'Insert EXOSTIV IP' button.

Insertion running ... and completed.

EXOSTIV Dashboard - C:/Projects/Xplorer/Hands-On/Demo-MICA-3links/demo_mica702-3links.epf

File Tools Help

Link Configuration >>> Capture Configuration >>> **Insert EXOSTIV IP** >>> Debug Design

Cancel Insertion

Configuration
 Vivado installation folder: C:/cad/Xilinx/Vivado/2016.2/bin
 Use IP cache: Manage Cache

Output
 EXOSTIV IP instance name: exi_top

Task	Progress	Time
Checking configuration	Done	0:00:02
Starting Vivado shell	Done	0:00:07
Creating debug core project	Done	0:00:01
Configuring debug core	Done	0:00:00
Generating memories	0:00:00	
Synthesising debug core	-	
Inserting debug core	-	
Connecting probes	-	
Generating constraints	-	
Design rules check	-	
<input checked="" type="checkbox"/> Implement design: impl_1	-	
<input checked="" type="checkbox"/> Generate bitstream	-	

Log Window

Info : INFO: [IP_Flow 19-234] Refreshing IP repositories
 Info :
 Info : INFO: [IP_Flow 19-170-4] No user IP repositories specified
 Info :

Netlist flow | Vivado link | EXOSTIV Probe | FPGA link

EXOSTIV Dashboard - C:/Projects/Xplorer/Hands-On/Demo-MICA-3links/demo_mica702-3links.epf

File Tools Help

Link Configuration >>> Capture Configuration >>> **Insert EXOSTIV IP** >>> Debug Design

Insert EXOSTIV IP

Configuration
 Vivado installation folder: C:/cad/Xilinx/Vivado/2016.2/bin
 Use IP cache: Manage Cache

Output
 EXOSTIV IP instance name: exi_top


Task	Progress	Time
Checking configuration	Done	0:00:02
Starting Vivado shell	Done	0:00:07
Creating debug core project	Done	0:00:01
Configuring debug core	Done	0:00:00
Generating memories	Done	0:00:03
Synthesising debug core	Done	0:03:59
Inserting debug core	Done	0:00:13
Connecting probes	Done	0:00:05
Generating constraints	Done	0:00:19
Design rules check	Done	0:00:03
<input checked="" type="checkbox"/> Implement design: impl_1	Done	0:04:14
<input checked="" type="checkbox"/> Generate bitstream	Done	

Log Window



Info : Running route_design...
 Info : Running write_bitstream...
 Info : write_bitstream Complete!
 Info : Implementation completed successfully.


Netlist flow | Vivado link | EXOSTIV Probe | FPGA link

Click on 'OK' at prompt to save the project.



We can check that 'exi_top' was inserted into the design if you open the 'design implementation' in Vivado (Don't save when prompted to save synthesized design):






Program the target board

We now need to use the generated binary to program the target board.

- Return to Vivado and open the 'Hardware Manager'.
- Connect the programming cable to the MICA board
- Turn on the MICA board by enabling the output HDMI power and connecting to the EXOSTIV Probe.
- Once connected, right-click on the target FPGA and select 'Program'.
- Then, select the generated bit file and load the FPGA configuration.



Creating a 'RTL flow' project with EXOSTIV Dashboard


The 'RTL flow' enables configuring and synthesizing EXOSTIV IP for insertion in RTL source code. The 'RTL flow' is somewhat simpler than the 'netlist flow' as it does not involve user interactions with Vivado. EXOSTIV IP is inserted and connected to the target FPGA design nodes by instantiating EXOSTIV IP in the RTL code – a 'manual' process.


1. From the Welcome screen, click on 'Create New Project'

The 'Create New Project' window appears, prompting to select the desired flow (Netlist flow or RTL flow).

Specify a project name and pick a location.

The 'Link Configuration window' of the core inserter appears.





Using the IP generator (RTL flow)

In RTL flow, the EXOSTIV Dashboard allows to **generate EXOSTIV IP**. Unlike the 'netlist flow', RTL flow won't automatically insert EXOSTIV IP into the target design. This has to be done 'manually', in the RTL code (VHDL / Verilog).

Generating EXOSTIV IP in RTL flow requires 3 steps:

- **Step 1** : Link Configuration
- **Step 2** : Capture Configuration
- **Step 3** : Generate EXOSTIV IP

These 3 steps are accessible through the top flow overview in the EXOSTIV Dashboard window



Step 1: Link Configuration


This step in RTL flow does not differ from the same step in netlist flow. Please refer to Step 1: Link Configuration, page 23 for an illustrated example on how to use it.

Step 2 : Capture Configuration

During this step, the characteristics of EXOSTIV IP are defined:

- Capture units
 - o Number and names
 - o Trigger options
 - o Size of the memory buffer

- Data groups
 - o Number and names
 - o **As opposed to the 'netlist flow' described at page (-), data group definition is limited to:**
 - **The number of bits in each data group**
 - **The quality of the inputs of each data group: the number of 'data / trigger' nodes and the number of 'data only' nodes.**



The screenshot displays the configuration interface for EXOSTIV, divided into two main sections: **Capture units** and **Pattern**.

Capture units (3 out of max. 16):

- Pattern:** Includes 'Sine', 'Cnt', and 'Rnd'. A red text prompt below says 'Double click to add Data Group'.
- Video:** Includes 'SDI' and 'Noisy Sine'. A red text prompt below says 'Double click to add Data Group'.
- Video-ext:** Includes 'Data Group 1'. A red text prompt below says 'Double click to add Data Group' and another below says 'Double click to add Capture Unit'.

Pattern:

Triggering:

- Trigger unit type: Levels / Edges / Comparisons
- Bit operations: X, 0, 1, R, F, B, N
- Bus operations: =, >, <, >=, <=, <>, in range, out of range
- Counter width: Disabled
- Sequencer Depth: Disabled
- Storage qualification:
- Number of pipes: Disabled

Data:

- Fifo depth: 1024
- Number of data groups: 3 out of max. 16
- Number of data probes: 16 out of max. 2048
- Number of data only probes: 0 out of 16

Use this panel to define the Capture units and the data groups.

The screenshot shows the EXOSTIV Dashboard interface. At the top, there are navigation buttons: Link Configuration, Capture Configuration, Generate EXOSTIV IP, and Debug Design. The main area is divided into two panels: 'Capture units (3 out of max. 16)' on the left and 'Pattern' on the right. The 'Pattern' panel is further divided into 'Triggering' and 'Data' sub-sections. The 'Triggering' section includes options for Trigger unit type, Bit operations, Bus operations, Counter width, Sequencer Depth, Storage qualification, and Number of pipes. The 'Data' section includes options for Fifo depth, Number of data groups, Number of data probes, and an option for Number of data only probes. A red dashed box highlights the 'Triggering' section. Red arrows point from the 'Data' section to the list of items to define for each capture unit. A 'Log Window' is visible at the bottom, showing several 'Info' messages. At the very bottom, there are status indicators for RTL flow, Vivado link, EXOSTIV Probe, and FPGA link, all of which are marked with a red 'X'.

Capture units (3 out of max. 16)

- ▼ Pattern
 - Sine
 - Cnt
 - Rnd
 - Double click to add Data Group
- ▼ Video
 - SDI
 - Noisy Sine
 - Double click to add Data Group
- ▼ Video-ext
 - Data Group 1
 - Double click to add Data Group
 - Double click to add Capture Unit

Use this panel to define the capture units and the data groups.

Pattern

Triggering

- Trigger unit type: Levels / Edges / Comparisons
- Bit operations: X, 0, 1, R, F, B, N
- Bus operations: ==, >, <, >=, <=, <>, in range, out of range
- Counter width: Disabled
- Sequencer Depth: Disabled
- Storage qualification:
- Number of pipes: Disabled

Use this panel to define the capture units and the data groups.

Data

- Fifo depth: 1024
- Number of data groups: 3 out of max. 16
- Number of data probes: 16 out of max. 2048
- Number of data only probes: 0 out of 16

For each capture unit, define:

- The size of the memory buffer in the IP
- The number of data groups
- The number of data probes
- Optionally, the number of data probes that won't be used as a trigger as well

Log Window

Info : Project file "C:/Users/frederic/new_project.epf" written successfully.
 Info : Project file "C:/Projects/Xplorer/Hands-On/Demo-MICA-3links/demo_mica702-3links.epf" loaded successfully.
 Info : Project file "C:/Users/frederic/new_project.epf" written successfully.
 Info : Project file "C:/Projects/Xplorer/Hands-On/RTLIP/DebugCoreTop.epf" loaded successfully.

RTL flow | Vivado link ❌ | EXOSTIV Probe ❌ | FPGA link ❌

Step 3 : Generate EXOSTIV IP

The screenshot displays the EXOSTIV Dashboard interface for generating IP. At the top, there are navigation buttons: Link Configuration, Capture Configuration, **Generate EXOSTIV IP**, and Debug Design. A large orange arrow points to the 'Generate EXOSTIV IP' button with the text 'Click here to start the generation process'.

Below this is the configuration section, enclosed in a dashed orange box. It contains two main areas:

- Configuration:**
 - Vivado installation folder: C:/cad/Xilinx/Vivado/2016.2/bin
 - Use IP cache: Manage Cache
- Output:**
 - EXOSTIV IP instance name: DebugCoreTop
 - Output folder: C:/Projects/Xplorer/Hands-On/RTLIP/DebugCoreTop-Files

Below the configuration is a 'Progress' section, also enclosed in a dashed orange box. It contains a table of steps:

Step	Progress
Checking configuration	-
Starting Vivado shell	-
Creating debug core project	-
Configuring debug core	-
Generating memories	-
Synthesising debug core	-
Generating constraints	-
Exporting files	-


Annotations for the progress table:

- An arrow points to the 'Vivado installation folder' field with the text: 'Path to Vivado executable (used to synthesize EXOSTIV IP)'.
- An arrow points to the 'Output folder' field with the text: 'Specify the name prefix and the location where the generated IP files should be stored'.
- An arrow points to the progress bars with the text: 'Flow progress'.


At the bottom is a 'Log Window' showing the following messages:

```
Info : Project file "C:/Users/frederic/new_project.epf" written successfully.
Info : Project file "C:/Projects/Xplorer/Hands-On/Demo-MICA-3links/demo_mica702-3links.epf" loaded successfully.
Info : Project file "C:/Users/frederic/new_project.epf" written successfully.
Info : Project file "C:/Projects/Xplorer/Hands-On/RTLIP/DebugCoreTop.epf" loaded successfully.
```

The status bar at the very bottom shows: RTL flow | Vivado link ❌ | EXOSTIV Probe ❌ | FPGA link ❌



Once started, the IP generation progress is displayed in the window. Messages from the running session of Vivado appear in the Log Window. Wait until the process is over.



Overview of the files generated with the RTL flow

A series of files are generated by the EXOSTIV Dashboard RTL flow IP generation process. These files must be used with the target FPGA design in order to instrument the target FPGA and use EXOSTIV to debug the FPGA.

All the files names are prefixed with the EXOSTIV IP instance name specified in the project. Here is the list of generated files and their usage:

File name	Usage	Add to Vivado project?
<Instance name>.edf	EXOSTIV IP synthesized netlist.	YES
<Instance name>.vhd	Example template on how to instantiate the EXOSTIV IP in the target design.	NO this is an example template.
<Instance name>_pinout.xdc	Constraint file containing the pinout required by the EXOSTIV IP (like transceiver location).	YES
<Instance name>_pkg.vhd	VHDL Package file containing types used for the EXOSTIV IP instantiation.	YES
<Instance name>_timing.xdc	Constraint file containing the timing constraints relative to EXOSTIV IP.	NO, should be 'sourced' in Vivado, not just added.

RTL flow: inserting EXOSTIV IP and implementing the design

From here, the RTL code of the target design has to be modified manually. An instance of EXOSTIV IP has to be created. The connection with the design internal nodes should be done at this step, from the RTL code.

Then the required files should be added to the Vivado project and the synthesis / implementation / bitstream generation of the instrumented design can be run from the Vivado interface.

Finally, the bitstream has to be used with the target board, and EXOSTIV analyzer can be used for extracting trace data (refer to page 12).

Copyright

© Exostiv Labs sprl 2019, Exostiv Labs™, the Exostiv Labs logo, EXOSTIV™ and MYRIAD™ are trade names and/or trademarks of Exostiv Labs sprl. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Exostiv Labs sprl is a company registered in Belgium, 18 Avenue Molière, 1300 Wavre.
VAT / REG nr: BE0873.279.914.

Disclaimer

THIS DOCUMENT IS PROVIDED "AS IS". EXOSTIV LABS PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, EXOSTIV LABS makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

The contents of this document are subject to change without notice. This document may contain information on a Exostiv Labs product under development by Exostiv Labs. Exostiv Labs reserves the right to change or discontinue work on any product without notice.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL EXOSTIV LABS BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF EXOSTIV LABS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Exostiv Labs products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Exostiv Labs products in such critical applications.

<https://www.exostivlabs.com>