# Table of Contents

- **Introduction** .................................................................................................................. 4
- **Exostiv Dashboard** ........................................................................................................... 4
  - EXOSTIV Dashboard: Main controls ................................................................................... 4
  - EXOSTIV Dashboard – Welcome screen ............................................................................ 4
  - EXOSTIV Dashboard: Menus .............................................................................................. 5
  - Options: interface and project options ............................................................................. 6
  - Project Archive Manager .................................................................................................. 7
- **Exostiv flows** .................................................................................................................... 8

**Chapter 1: Core Inserter** ....................................................................................................... 10
- **Locate & Start Core Inserter** .............................................................................................. 10
- **Core Inserter - Overview** ................................................................................................... 11
- **Core Inserter – Linking to FPGA vendor tool in ‘Netlist flow’** ........................................... 12
- **Core Inserter – Link Configuration** .................................................................................. 14
  - Link Configuration: locate and access ............................................................................ 14
  - Link Configuration: overview ......................................................................................... 14
  - Link Configuration: parameters .................................................................................... 14
- **Core Inserter – Capture Configuration** ............................................................................. 17
  - Capture Configuration: locate and access ....................................................................... 17
  - Capture Configuration: overview .................................................................................. 17
  - Capture Configuration: adding & configuring Capture Units ........................................... 18
- **Core Inserter – Insert EXOSTIV IP (Netlist flow)** .............................................................. 26
  - Insert EXOSTIV IP: locate and access ......................................................................... 26
  - Insert EXOSTIV IP: overview ...................................................................................... 26
  - Insert EXOSTIV IP: details about the flow ................................................................... 27
- **Core Inserter – Generate EXOSTIV IP (RTL flow)** ............................................................ 28
  - EXOSTIV for Xilinx – Generate EXOSTIV IP in RTL flow ........................................... 28
  - EXOSTIV for Intel – Generate EXOSTIV IP in RTL flow .............................................. 29
  - Overview of the files generated with the RTL flow (click here for the online article) .................. 29
- **EXOSTIV IP Cache** .......................................................................................................... 31

**Chapter 2: Analyzer** ............................................................................................................ 33
- **Requirements for using the EXOSTIV Dashboard Analyzer** ............................................ 33
- **Analyzer – Overview** ........................................................................................................ 34
- **Capturing data – overview** .............................................................................................. 35
- **Capture Unit Selection - Tab organization** ...................................................................... 35
- **Data Group Selection** ..................................................................................................... 35
- **Capture Control** .............................................................................................................. 38
- **Trigger & Data Qualification** ........................................................................................... 41
  - Trigger & Data Qualification: overview ........................................................................ 41
  - Defining Trigger & Data Qualification: usage and rules ................................................. 42
  - Cross-capture unit trigger .............................................................................................. 44
- **Waveform viewer (MYRIAD™)** ..................................................................................... 45
- **Features – Overview** ........................................................................................................ 45
- **Multiple Capture Control** ............................................................................................... 45
Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Modifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0.3</td>
<td>• Initial revision</td>
</tr>
</tbody>
</table>
| 1.0.4    | • Added instructions for installing EXOSTIV Dashboard button in Vivado  
• Added menu items description  
• Added Project Archive Manager description  
• Added IP cache controls description  
• Added Design Checkpoint flow description |
| 1.0.5    | • Added RTL flow details  
• Added VCD export details  
• Updated figures |
| 1.0.6    | • Minor corrections |
| 1.0.7    | • Corrected description of timing constraint file usage in RTL flow |
| 1.0.8    | • Review for EXOSTIV Dashboard for Intel release |
| 1.0.9    | • Minor corrections and added the installation procedure (used to be in the Getting Started Guide). |
| 1.0.10   | • Added details about the files generated in RTL mode with EXOSTIV for Intel from version 1.8.4 |
| 1.0.11   | • Update usage of generated IP files for EXOSTIV for Xilinx in RTL mode. |
Introduction

Exostiv Dashboard

This guide provides instructions on how to use the EXOSTIV Dashboard software to extract and visualize debug trace data from FPGA.

For instructions about how to install EXOSTIV Dashboard, refer to Appendix A – EXOSTIV Dashboard Installation Notes.

EXOSTIV Dashboard: Main controls

- Connect to EXOSTIV Probe
- EXOSTIV Core Inserter: use to configure and insert EXOSTIV Probe.
- EXOSTIV Analyzer: use to capture and analyze data from instrumented design

EXOSTIV Dashboard – Welcome screen

From there, you can create or open a project, access the documentation and manage your software license.
EXOSTIV Dashboard: Menus

FILE Menu:
- EXOSTIV Dashboard - P:/Xplorer/
  - File
  - Tools
  - Help
    - New Project
    - Open Project
      - Open Recent Project
    - Save Project
    - Save Project As...
    - Project Archive Manager
    - Close

Please refer to ‘Project Archive Manager’ below.

Tools Menu:
- EXOSTIV Dashboard - P:/Xplorer/hardware
  - File
  - Tools
  - Help
    - Connect Device
    - Install Dashboard Shortcut
    - Options...

Please refer to Appendix A – EXOSTIV Dashboard Installation Notes below.

Help Menu:
- EXOSTIV Dashboard - P:/Xplorer/hardware
  - File
  - Tools
  - Help
    - Manage License
      - User Guide
      - About

Use to manage license and license keys
Options: interface and project options

This menu item opens the ‘Options’ dialog that provides general interface and project options.

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vivado</td>
<td>Acts as a gateway to Vivado for Xilinx in ‘netlist flow’.</td>
</tr>
<tr>
<td>➔ Vivado Link Timeout</td>
<td>Applies to EXOSTIV for Xilinx in ‘netlist flow’.</td>
</tr>
<tr>
<td></td>
<td>Sets up the timeout for the ‘Vivado Link’. When Vivado</td>
</tr>
<tr>
<td></td>
<td>fails to react to a command from EXOSTIV Dashboard after the specified</td>
</tr>
<tr>
<td></td>
<td>timeout, a dialog opens, prompting for cancelling the command or waiting</td>
</tr>
<tr>
<td></td>
<td>longer.</td>
</tr>
<tr>
<td>Capture Units Definition</td>
<td>Sets up the dialog boxes used for confirming actions.</td>
</tr>
<tr>
<td>EXOSTIV IP Insertion</td>
<td>Sets up the dialog boxes used for confirming actions.</td>
</tr>
<tr>
<td>On Application Close</td>
<td>Select to enable output power line on the HDMI cable.</td>
</tr>
<tr>
<td>HDMI Cable Setup</td>
<td>Please refer to ‘UG102 - EP Series Connecting Guide’ to know more about</td>
</tr>
<tr>
<td>➔ Enable HDMI output power</td>
<td>supplying power from the probe onto the HDMI cable.</td>
</tr>
<tr>
<td>Miscellaneous Settings</td>
<td>Defines the digit / comma separators for numbers in the interface.</td>
</tr>
</tbody>
</table>

![Options dialog](image)
The ‘Project Archive Manager’ helps managing, saving and recalling project configurations.

Each generated EXOSTIV IP core has got an ‘Universal Unique Identification’ (‘Uuid’) that enables EXOSTIV Dashboard identify an IP once it is inserted inside the target FPGA and check if the settings used in the Dashboard matches it. For instance, EXOSTIV Dashboard must make sure that the capture unit settings match these of the loaded IP before it is able to capture data and properly process it.

If the UUID of the EXOSTIV IP loaded in the target FPGA does not match the project’s UUID, EXOSTIV Dashboard will refuse to establish a connection with the EXOSTIV IP and won’t be able to extract data from the target FPGA.

This ID is defined automatically when the IP is generated.

The Project Archive Manage enables archiving, restoring and deleting project settings. When connecting to an FPGA, it tries to suggest the valid configuration available in the archive that matches the UUID that is readback from the target instrumented FPGA. It does NOT save and archive the FPGA programming files (bit, bin, sof) generated with the FPGA vendor tool after implementation, which should be managed separately.
Exostiv flows

EXOSTIV provides 2 user flows – which differ in how the EXOSTIV IP is inserted

1. **RTL flow (available from EXOSTIV Dashboard v. 1.5.4):**
   - In this type of flow, EXOSTIV IP is configured with EXOSTIV Dashboard and provided to the user as a netlist with a component / module top-level in Verilog or VHDL, together with constraint files. The insertion into the target design is done at RTL level by the user.

2. **Netlist flow:**
   - In this type of flow, EXOSTIV IP is configured with EXOSTIV Dashboard and inserted into the target design after synthesis. EXOSTIV IP is not provided as a separate set of files, but directly integrated into the target design netlist by connecting a list of selected nodes to it.

The figure below provides an overview of the alternative EXOSTIV flows. Table # sums up the differences between each flow.

<table>
<thead>
<tr>
<th></th>
<th>RTL flow</th>
<th>Netlist flow</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Exostiv for Xilinx</strong></td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td><strong>Exostiv for Intel (Altera)</strong></td>
<td>Available</td>
<td>NOT available</td>
</tr>
<tr>
<td><strong>Insertion level</strong></td>
<td>RTL (VHDL, Verilog)</td>
<td>Netlist – after synthesis</td>
</tr>
<tr>
<td><strong>Output</strong></td>
<td>Synthesized EXOSTIV IP with RTL (VHDL or Verilog) wrapper ready to be inserted with constraints.</td>
<td>Synthesized &amp; implemented target design including the EXOSTIV IP. Comes with the required constraints.</td>
</tr>
</tbody>
</table>
| **Remaining steps after EXOSTIV Core Inserter has run** | - Manual insertion into target HDL code.  
- Synthesis of instrumented design.  
- Implementation of instrumented design.  
- FPGA configuration file generation.  
- FPGA programming with FPGA vendor configuration file (bin, bit, sof, ...). | - Implementation of instrumented design (can be run from EXOSTIV Dashboard automatically)  
- Binary file generation.  
- FPGA programming with bin file. |
| **Level of EXOSTIV IP configuration** | The output EXOSTIV IP is set up as a generic IP ready to be inserted into the RTL code of the target design. The connection of the EXOSTIV IP with the internal nodes from the target design is manual. EXOSTIV IP top level provides a specified number of inputs ready to be connected. | EXOSTIV IP is configured and inserted into the target design netlist by using a set of queries sent to the FPGA vendor tool. The nodes that need to be connected to EXOSTIV IP are selected from the target design directly parsed from EXOSTIV Dashboard (using the FPGA vendor tool). After synthesis, EXOSTIV IP is inserted into the target design netlist. |
and automatically connected to the specified nodes from the target design.

The user must select the desired IP insertion flow at startup, when creating a new project with EXOSTIV Dashboard.

- **EXOSTIV for Xilinx**: Netlist IP Insertion and RTL IP Insertion choices are available
- **EXOSTIV for Intel**: Only RTL IP Insertion is available.
Chapter 1: Core Inserter

Locate & Start Core Inserter

The Core Inserter opens when creating a new project and when clicking on the Core Inserter icon in the toolbar:
- From the menu: File > New Project:

- From the Welcome screen:

- From the toolbar: Core Inserter icon
Core Inserter - Overview

The Core Inserter is made of multiple screens to be used sequentially. This sequential flow is summarized in the top area of the Core Inserter. Clicking in each of the flow steps switches the Dashboard display to a specific page. The top flow bar depends on the chosen EXOSTIV Core Inserter flow (RTL flow or netlist flow).

Schematically, the following steps must be followed to set up and insert EXOSTIV IP (‘Core’) in a target design:

1) **Link Configuration:** sets up the link between EXOSTIV IP and EXOSTIV Probe.
   This step is used to define the parameters of the physical link between the target FPGA and EXOSTIV Probe: transceivers parameters, pin locations, type of interface, data rates and so on.

2) **Capture Configuration:** sets up the capture inside the target FPGA.
   This step is used to set up EXOSTIV IP’s connections with the internal logic of the target FPGA. It also defines the resources reserved for the IP to sample data, define triggering and filtering events and locally store trace data.

   If the ‘Netlist IP Insertion flow’ is used, a connection with the FPGA vendor design tool is required (currently only applies to EXOSTIV for Xilinx FPGA).

   If the ‘RTL IP Insertion flow’ is used, this steps is used to define the EXOSTIV IP structure and resources (FIFO size, trigger unit complexity, number of ports, ...)

3) **Insert EXOSTIV IP (Netlist flow):** synthesizes EXOSTIV IP, inserts it into target design and run instrumented design implementation.
   During this step, EXOSTIV Core Inserter calls the FPGA vendor tool to synthesize EXOSTIV IP, insert it into the target FPGA and connect it to the target FPGA nodes chosen at step 2) and run the implementation of the target design instrumented with EXOSTIV IP.

**Generate EXOSTIV IP (RTL flow):** synthesizes EXOSTIV IP.
During this step, EXOSTIV Core Inserter calls the FPGA vendor tool to synthesize EXOSTIV IP, generate a HDL (VHDL or Verilog) top-level file and constraint files. These files must be used to instrument the target design RTL source code: EXOSTIV IP should then be instantiated into the target code and the instrumented design should be synthesized and implemented with the FPGA vendor tool.

Once the full core inserter flow is over, the target FPGA can be programmed with the generated programming files (the programming files format depends on the chosen FPGA vendor). Thereafter, EXOSTIV Analyzer can be used to capture data (refer to Chapter 2: Analyzer).
Core Inserter – Linking to FPGA vendor tool in ‘Netlist flow’

(This section only applies to ‘Netlist flow Insertion’ – currently only available for Xilinx FPGA.)

Some of the Core Inserter functionalities - such as selecting the IP connections to the target FPGA nodes or selecting the sampling clock of a capture unit – work based on queries sent by EXOSTIV Dashboard to the FPGA Vendor tool (Xilinx Vivado). This link is used in ‘Netlist flow’ only.

To use these features, a link must be established between EXOSTIV Dashboard and the FPGA Vendor tool.

To establish a link between EXOSTIV Dashboard and Vivado, please proceed as follows:

1. Open Vivado and open the project containing the target FPGA design:

2. From the flow navigator in Vivado, open synthesized design:

   If the design was not synthesized, you’ll have to synthesize it.

3. Click on the ‘Open EXOSTIV Dashboard’ icon in the toolbar. This shortcut is installed with EXOSTIV Dashboard. Can’t find it? Refer to Appendix A – EXOSTIV Dashboard Installation Notes

   If you cannot find it, you can install it from the EXOSTIV Dashboard menu: Tools > Install Dashboard Shortcut

   You’ll have to shut down Vivado and restart from 1.
4. After clicking on the shortcut, the following window appears, listing the instances of EXOSTIV Dashboard currently running:

![EXOSTIV Dashboard Launcher](image)

5. Select the desired instance and click on ‘Link to Vivado’.

6. Switch back to the EXOSTIV Dashboard. You are now connected to Vivado with EXOSTIV Dashboard.
Core Inserter – Link Configuration

Link Configuration: locate and access
- Click on the ‘Link Configuration’ button of the top bar of the Core Inserter.

Link Configuration: overview
The ‘Link Configuration window’ is used to configure the interface between EXOSTIV IP and EXOSTIV Probe. It sets up the transceivers. Please refer to UG401 – EXOSTIV IP user’s guide for a detailed description of the IP’s parameters.

Link Configuration: parameters
Table 1: Link Configuration parameters
<table>
<thead>
<tr>
<th>Control group</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FPGA Type</strong></td>
<td>Use these controls to define the target FPGA family, device, speed grade and package.</td>
</tr>
<tr>
<td><strong>Connector</strong></td>
<td>Choose the connector that will be used on the EXOSTIV Probe. Either HDMI or SFP can be selected. Please refer to <a href="#">UG201: Interfacing EXOSTIV Probe EP Series</a> for more details about the physical connection with EXOSTIV Probe.</td>
</tr>
</tbody>
</table>
| **Upstream link** | Use these controls to set up the ‘Upstream link’ – that is the link between EXOSTIV IP and EXOSTIV Probe. This link uses from 1 to 4 transceivers. The transceivers are designated from their I/O bank on the FPGA and the I/O site of their ‘P’ channel. Please refer to the chosen FPGA pinout and its connections on the target board.  

At IP insertion, there is no restriction on the number of transceivers. EXOSTIV Probes have from 1 to 4 usable transceivers, depending on the chosen option. Please make sure to generate an EXOSTIV IP that can be used with your EXOSTIV Probe.  

**Transceiver bank:** select the I/O bank of the target FPGA that is reserved for use with EXOSTIV  
**MGT_TxP#** : click on the corresponding tick box to use this transceiver in EXOSTIV IP. The I/O site for the P pin is derived from the ‘transceiver bank’ choice above. |

---

### FPGA Type Controls

Use these controls to define the target FPGA family, device, speed grade and package.

<table>
<thead>
<tr>
<th>Family</th>
<th>Package</th>
<th>Speed grade</th>
<th>Part</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix-7</td>
<td>csl325</td>
<td>-2</td>
<td>xc7a35hx6fg484-2</td>
</tr>
</tbody>
</table>

### Connector Controls

Choose the connector that will be used on the EXOSTIV Probe. Either HDMI or SFP can be selected. Please refer to [UG201: Interfacing EXOSTIV Probe EP Series](#) for more details about the physical connection with EXOSTIV Probe.

<table>
<thead>
<tr>
<th>Connector type</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDMI</td>
</tr>
</tbody>
</table>

### Upstream link Controls

Use these controls to set up the ‘Upstream link’ – that is the link between EXOSTIV IP and EXOSTIV Probe. This link uses from 1 to 4 transceivers. The transceivers are designated from their I/O bank on the FPGA and the I/O site of their ‘P’ channel. Please refer to the chosen FPGA pinout and its connections on the target board.

At IP insertion, there is no restriction on the number of transceivers. EXOSTIV Probes have from 1 to 4 usable transceivers, depending on the chosen option. Please make sure to generate an EXOSTIV IP that can be used with your EXOSTIV Probe.

**Transceiver bank:** select the I/O bank of the target FPGA that is reserved for use with EXOSTIV  
**MGT_TxP#** : click on the corresponding tick box to use this transceiver in EXOSTIV IP. The I/O site for the P pin is derived from the ‘transceiver bank’ choice above.
Downstream link

As described in UG401 – EXOSTIV IP user’s guide, EXOSTIV IP implements a downstream link that is used to control the IP during analysis (e.g.: to change the trigger condition at runtime.). This downstream link is implemented differently when using the HDMI or the SFP type of connector:

- With the HDMI type, 2 extra pins are needed on the FPGA package for a downstream link using a protocol similar to I2C. Once the HDMI type is selected, the location and I/O standard of these pins must be specified.

- With the SFP type, the downstream link is implemented with the link itself. Once the SFP type is selected, the location of the downstream link transceiver must be specified.

Please refer to UG201: Interfacing EXOSTIV Probe EP Series for a detailed description of the pin allocation and the required physical connections.

Reference clock

This group of control sets up the transceivers’ reference clock. The chosen clock depends on the board design.

Specify the location it is taken from and the clock frequency. Based on the specified frequency, the desired data rate (line rate) can be derived.

The ‘EXOSTIV clock output’ tick box allows mirroring the EXOSTIV Probe’s clock at its output clock port.

Core Inserter – Capture Configuration

Capture Configuration: locate and access

Capture Configuration: overview

The ‘Capture Configuration window’ is used to set up the EXOSTIV IP’s ‘capture’ logic.
It is used to:
- Define the nodes from the target FPGA that will be sampled and observed;
- Define the resources allocated to the EXOSTIV IP to detect a trigger condition, sample data from the target FPGA and to send it outside the FPGA to EXOSTIV Probe.

**Capture Configuration: adding & configuring Capture Units**

A ‘Capture Unit’ is the logic unit added to the EXOSTIV IP, that takes care about sampling data from the target FPGA and sending it to the EXOSTIV Probe.

Each Capture Unit:
- **is connected to 1 to 16 ‘Data Group(s)’**.
  The Data Groups are multiplexed and the user can switch from one data group to another during analysis without having to recompile the EXOSTIV IP. Each Data Group can be connected to up to 2,048 FPGA internal logic nodes.

- **uses 1 single clock for sampling data**.
  This clock is chosen among the clocks available internally in the target FPGA. If EXOSTIV has to collect data from more than one clock domain, a separate capture unit has to be defined for each clock domain.
  Adversely, multiple capture units can use the same reference clock for sampling data.

- **includes logic for triggering and data qualification**.
  This logic is used to detect the conditions for starting a capture and for filtering the data.

- **includes one FIFO**, that is used for buffering data before sending to the transceivers. This FIFO is implemented by using blocks of memory from the target FPGA fabric.
To add or remove capture units and/or data groups:

- Double click here to add a data group for Capture Unit 1.
- Double click here to add a capture unit.
- Hover on the Capture Unit or the Data Group and click on the 'X' to remove it. Removing a capture unit also removes the data groups of this capture unit.
To set up a capture unit or a data group:

Click on the capture unit or the data group that you wish to set up. The Dashboard controls switch to the selected element’s settings page.

'Netlist Flow'

Capture Unit 1 settings

Data Group 'Video-HD-SDI' settings

'STL Flow'

Data Group 'Video-HD-SDI' settings

Vid-Extended

The RTL flow doesn't require signals to be selected in the user design. Only the number of probes must be defined.

Number of nodes currently defined for this capture unit: 80.
### Capture Unit parameters in ‘Netlist flow’

(This section only applies to ‘Netlist flow Insertion’ – currently only available for Xilinx FPGA.)

Table 2: Capture Unit parameters

<table>
<thead>
<tr>
<th>Control group</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Triggering</strong></td>
<td><strong>Table 2</strong>: Capture Unit parameters</td>
</tr>
<tr>
<td></td>
<td><strong>Control group</strong></td>
</tr>
<tr>
<td></td>
<td><strong>Triggerring</strong></td>
</tr>
<tr>
<td></td>
<td><strong>Trigger unit type:</strong> use this drop-down list to select between ‘Levels / Edges / Comparisons’ or ‘Levels / Edges’ only. This setting sets the complexity of the trigger unit by enabling / disabling ‘comparison operators’. ‘Levels / Edges / Comparisons’ requires more FPGA resources. The available operations are summarized under the drop-down control.</td>
</tr>
<tr>
<td></td>
<td><strong>Counter width:</strong> specifies the width of the events counter (will be available in a future version of the Dashboard).</td>
</tr>
<tr>
<td></td>
<td><strong>Sequencer depth:</strong> specifies the depth of the sequential counter state machine (will be available in a future version of the Dashboard).</td>
</tr>
<tr>
<td></td>
<td><strong>Storage qualification:</strong> use this tick box to enable/disable storage qualification for the selected capture unit. ‘Storage qualification’ allows defining logic conditions on the capture unit inputs in order to filter the incoming data for capture.</td>
</tr>
<tr>
<td></td>
<td><strong>Number of pipes:</strong> defines the number of pipelining stages placed in each of the data groups paths before the capture unit’s multiplexer.</td>
</tr>
<tr>
<td><strong>Data</strong></td>
<td><strong>Data</strong></td>
</tr>
<tr>
<td></td>
<td><strong>Fifo depth:</strong> specifies the capture unit’s FIFO depth. Selectable values: 1024 to 8192.</td>
</tr>
<tr>
<td></td>
<td><strong>Number of data groups (informative only)</strong> shows the number of data groups defined for this capture unit.</td>
</tr>
<tr>
<td></td>
<td><strong>Number of data probes (informative only)</strong> shows the width of the capture unit in bits. This value is the width of the largest data group connected to the capture unit. It also defines the FIFO width.</td>
</tr>
<tr>
<td><strong>Sampling clock</strong></td>
<td><strong>Sampling Clock</strong></td>
</tr>
<tr>
<td></td>
<td><strong>u Deserialize Ck</strong></td>
</tr>
<tr>
<td></td>
<td>**To select this clock from the design loaded in Vivado, link dashboard to Vivado first. Then click on <img src="." alt="" /> Refer to “How to select capture unit clocks and data groups signals” below.</td>
</tr>
</tbody>
</table>
Data Group parameters in ‘Netlist flow’
(This section only applies to ‘Netlist flow Insertion’ – currently only available for Xilinx FPGA.)

Each signal connected to the selected data group can be defined as ‘Data only’ or ‘Data and Trigger’ with 2 tick boxes. When defined as ‘trigger’, this signal can be used to define trigger condition during analysis. Unselecting the ‘trigger’ option for a signal helps reduce the logic resources required for implementing EXOSTIV IP.

How to select capture unit clocks and data groups signals?

Defining the Capture Unit’s sampling clock and selecting the signals (nodes) connected to a data group requires browsing the target FPGA design. To do this, EXOSTIV Dashboard establishes a link with the FPGA vendor tool (Vivado for Xilinx FPGAs) and sends queries to it.

Please refer to ‘Core Inserter – Linking to FPGA vendor tool’ to know how to establish this link.

To select the Capture Unit’s sampling clock:

1. Select the desired Capture Unit from the left column.
2. Click on in the ‘Sampling Clock’ controls group. It opens the ‘Connect Probes’ window, from which you can browse the target FPGA design and select the desired clock signal. Click on ‘Done’.

![Connect Probes window](image)

- Browse design
- List clock signals
- Selected clock signal
To select a Data Group's signals:
1. Select the desired Data Group from the left hand column
2. Click on ‘Edit Probes’
3. In the ‘Connect Probes’ window, the design loaded in Vivado can be browsed and its internal nodes / signals are listed. Use the window controls to select the signals you wish to insert in the selected Data Group from the selected Capture Unit. Click on ‘Done’ once you’re finished.
**Note:** The sampling clock and the signals connected to a capture unit should be chosen as part of the same clock domain. If a clock is selected and the chosen signals of a data group are not in the corresponding clock domain, it will result in a longer implementation of the EXOSTIV IP in the target design – and likely – a timing error. EXOSTIV Dashboard future releases will include an automatic clock selection from data group signals to facilitate the definition and setup of data groups.

---

**Capture Unit parameters in ‘RTL flow’**

<table>
<thead>
<tr>
<th>Control group</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Triggering</strong></td>
<td>Defines the trigger settings for the selected capture unit.</td>
</tr>
<tr>
<td>Trigger unit type</td>
<td>Trigger unit type: use this drop-down list to select between ‘Levels / Edges / Comparisons’ or ‘Levels / Edges’ only. This setting sets the complexity of the trigger unit by enabling / disabling ‘comparison operators’. ‘Levels / Edges / Comparisons’ requires more FPGA resources. The available operations are summarized under the drop-down control.</td>
</tr>
<tr>
<td>Bit operations</td>
<td>Counter width: specifies the width of the events counter (will be available in a future version of the Dashboard).</td>
</tr>
<tr>
<td>Bus operations</td>
<td>Sequencer depth: specifies the depth of the sequential counter state machine (will be available in a future version of the Dashboard).</td>
</tr>
<tr>
<td>Counter width</td>
<td>Storage qualification: use this tick box to enable/disable storage qualification for the selected capture unit. ‘Storage qualification’ allows defining logic conditions on the capture unit inputs in order to filter the incoming data for capture.</td>
</tr>
<tr>
<td>Sequencer depth</td>
<td>Number of pipes: defines the number of pipelining stages placed in each of the data groups paths before the capture unit’s multiplexer.</td>
</tr>
<tr>
<td>Storage qualification</td>
<td>Number of data groups: specifies the the number of data groups defined for this capture unit.</td>
</tr>
<tr>
<td>Number of pipes</td>
<td>Number of data groups: specifies the width of the capture unit in bits. This value is the width of the data groups connected to the capture unit. It also defines the FIFO width.</td>
</tr>
<tr>
<td>Number of data only probes</td>
<td>Number of data only probes: select the tick box to activate the control. It specifies the number of nodes (‘data probes’) connected to the capture unit that should be used as ‘data only’. In such a case, the IP will feature the specified number of inputs that won’t be connected to the capture unit logic for triggering. This option helps saving on the capture unit logic resources when the trigger does not have to be sensitive to all the capture unit’s inputs.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Data</th>
<th>Sets up the Capture Unit FIFO and summarizes the capture unit’s size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fifo depth</td>
<td>Fifo depth: specifies the capture unit’s FIFO depth. Selectable values: 1024 to 8192.</td>
</tr>
<tr>
<td>Number of data groups</td>
<td>Number of data groups: specifies the the number of data groups defined for this capture unit.</td>
</tr>
<tr>
<td>Number of data probes</td>
<td>Number of data probes: specifies the width of the capture unit in bits. This value is the width of the data groups connected to the capture unit. It also defines the FIFO width.</td>
</tr>
<tr>
<td>Number of data only probes</td>
<td>Number of data only probes: select the tick box to activate the control. It specifies the number of nodes (‘data probes’) connected to the capture unit that should be used as ‘data only’. In such a case, the IP will feature the specified number of inputs that won’t be connected to the capture unit logic for triggering. This option helps saving on the capture unit logic resources when the trigger does not have to be sensitive to all the capture unit’s inputs.</td>
</tr>
</tbody>
</table>
Data Group parameters in ‘RTL flow’
There are no additional parameters for the data groups. The target design nodes are selected by instantiating the IP in the RTL code. Selecting a data group displays the following message, reminding of the specified total width (number of nodes that can be connected) of the data group.
Core Inserter – Insert EXOSTIV IP (Netlist flow)

(Only applies to ‘netlist flow’, available from EXOSTIV for Xilinx)

Insert EXOSTIV IP: locate and access

The ‘Run Insertion’ window is used to start the insertion of EXOSTIV IP in the target FPGA design. For that purpose, there has to be a link with the FPGA vendor tool (Vivado). To link EXOSTIV Dashboard to Vivado, please refer Core Inserter – Linking to FPGA vendor tool.

The ‘Run Insertion window’ controls are summarized below:

Optional: start implementation and bitstream generation after synthesis (recommended). Specify the implementation name. If not selected, the implementation and bitstream generation will need to be started manually from Vivado.
Schematically, when hitting the ‘Insert EXOSTIV IP’, EXOSTIV Core Inserter will:

1. Synthesize the EXOSTIV IP
2. Insert the EXOSTIV IP into the target FPGA design loaded in Vivado
3. Run the chosen implementation (if selected)
4. Generate the bitstream (if selected).

Note: Before starting the insertion, it is required (and proposed with a pop-up window) to save the project file. This step is mandatory to make sure that the project file contains and matches the unique ID of the EXOSTIV IP that is generated. This ID is used during analysis to connect the EXOSTIV Probe the EXOSTIV IP and to check its features.

Insert EXOSTIV IP: details about the flow

In this section, we provide more details about each step of the EXOSTIV IP insertion flow.

<table>
<thead>
<tr>
<th>Step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Checking configuration</td>
<td>Checks if the options chosen for EXOSTIV IP are coherent and complete.</td>
</tr>
<tr>
<td>Starting Vivado Shell</td>
<td>Starts a separate Vivado session, that will be used to generate the EXOSTIV IP. Requires a Vivado license to be properly installed and available.</td>
</tr>
<tr>
<td>Creating debug core project</td>
<td>Creates a separate project in the new Vivado session, that will be used to generate the EXOSTIV IP.</td>
</tr>
<tr>
<td>Configuring debug core</td>
<td>Generates the source files for the EXOSTIV IP as configured with the EXOSTIV Dashboard Core Inserter.</td>
</tr>
<tr>
<td>Generating memories</td>
<td>Generates EXOSTIV IP’s memories, used in the capture units.</td>
</tr>
<tr>
<td>Synthesizing debug core</td>
<td>Synthesizes EXOSTIV IP.</td>
</tr>
<tr>
<td>Inserting debug core</td>
<td>Inserts EXOSTIV IP into the target design netlist.</td>
</tr>
<tr>
<td>Connecting probes</td>
<td>Connects the chosen nodes from the target design to the inserted EXOSTIV IP.</td>
</tr>
<tr>
<td>Generating constraints</td>
<td>Generates the design constraints related to EXOSTIV IP (timing, ...) and adds them to target design project.</td>
</tr>
<tr>
<td>Design rules check</td>
<td>Calls a Vivado DRC (Design Rules Check) on the instrumented synthesized design.</td>
</tr>
<tr>
<td>Implement design</td>
<td>Runs design implementation with Vivado.</td>
</tr>
<tr>
<td>Generate bitstream</td>
<td>Generates programming file with Vivado.</td>
</tr>
</tbody>
</table>
Core Inserter – Generate EXOSTIV IP (RTL flow)

EXOSTIV for Xilinx – Generate EXOSTIV IP in RTL flow

The ‘Generate EXOSTIV IP’ is available for RTL flow projects only. The ‘Generate EXOSTIV IP’ window and controls are accessible by clicking on the corresponding button on the flow bar.

Figure 1: EXOSTIV for Xilinx – RTL flow – Generate EXOSTIV IP - overview
EXOSTIV for Intel – Generate EXOSTIV IP in RTL flow

Figure 2: EXOSTIV for Intel – RTL flow – Generate EXOSTIV IP - overview

Overview of the files generated with the RTL flow (click here for the online article)

A series of files are generated by the EXOSTIV Dashboard RTL flow IP generation process. These files must be used with the target FPGA design to instrument the target FPGA and use EXOSTIV to debug the FPGA.

All the files names are prefixed with the EXOSTIV IP instance name specified in the project. Here is the list of generated files and their usage:

<table>
<thead>
<tr>
<th>EXOSTIV for Xilinx FPGA</th>
<th>File name</th>
<th>Usage</th>
<th>Add to Vivado project?</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>&lt;Instance name&gt;.edf</td>
<td>EXOSTIV IP synthesized netlist.</td>
<td>YES</td>
</tr>
<tr>
<td></td>
<td>&lt;Instance name&gt;.vho</td>
<td>Example template on how to instantiate the EXOSTIV IP in the target design in VHDL.</td>
<td>NO this is an example template.</td>
</tr>
<tr>
<td></td>
<td>&lt;Instance name&gt;.vo</td>
<td>Example template on how to instantiate the EXOSTIV IP in the target design in Verilog.</td>
<td>NO this is an example template.</td>
</tr>
<tr>
<td></td>
<td>&lt;Instance name&gt;_pinout.xdc</td>
<td>Constraint file containing the pinout required by the EXOSTIV IP (like transceiver location).</td>
<td>YES</td>
</tr>
<tr>
<td></td>
<td>&lt;Instance name&gt;_pkg.vhd</td>
<td>VHDL Package file containing types used for the EXOSTIV IP instantiation.</td>
<td>YES</td>
</tr>
<tr>
<td></td>
<td>&lt;Instance name&gt;_timing.tcl</td>
<td>Constraint file containing the timing constraints relative to EXOSTIV IP.</td>
<td>NO. This file must be ‘sourced’ between synthesis and implementation. Command: source -notrace &lt;tcl file&gt;</td>
</tr>
</tbody>
</table>
EXOSTIV for Intel FPGA
From Exostiv Dashboard software version 1.8.4:

- `<instance name>_pinout.tcl`. Assigns the additional pins required with EXOSTIV IP.
- `<instance name>_sources.tcl`. Adds the required source files to the Quartus project for use with EXOSTIV IP.

1) Please open the file `<instance name>_sources.tcl` with a text editor and follow the instructions about ‘relative paths’ and .qdb partitioning (.qdb partitioning only applies when Quartus Prime PRO is used). The instructions are enclosed in the comments in these files.

2) Please source the 2 above tcl scripts in your .qsf project file. Please make sure to use relative path when referencing the scripts:

   Add the following lines to the project .qsf file:

   ```
   >> source <relative_path>/exi_top_pinout.tcl
   >> source <relative_path>/exi_top_sources.tcl
   ```

   – Example:  [click here to download a full .qsf file example – check lines 125 and 126]
   ```
   source “../../../test/IP184-4ch/exi_top_pinout.tcl”
   source “../../../test/IP184-4ch/exi_top_sources.tcl”
   ```

Please find the list of generated files with their description below:

- `<instance name>.qxp`: EXOSTIV IP synthesized netlist.
- `<instance name>_wrapper.vhd`: EXOSTIV IP top level wrapper. This module must be instantiated in the target design.
- `<instance name>_wrapper.vho`: Example template on how to create a VHDL instance of EXOSTIV IP in the target design.
- `<instance name>_wrapper.vo`: Example template on how to create a Verilog instance of EXOSTIV IP in the target design.
- `<instance name>_pinout.tcl`: Script containing the pinout constraints required by the EXOSTIV IP.
- `<instance name>_timing.sdc`: Constraint file with the timing constraints of EXOSTIV IP.
- `<instance name>_wrapper_pkg.vhd`: VHDL package containing the types used for the EXOSTIV IP instantiation.
- `exi_sync_reset.vhd`: Internal source file for EXOSTIV IP.
- `exi_xcvr_startup_clock.vhd`: Internal source file for EXOSTIV IP.
- `exi_xcvr_top.vhd`: Internal source file for EXOSTIV IP.
- `exi_refclk_div.qsys`: Internal file for EXOSTIV IP.
- `exi_xcvr_fpll.qsys`: Internal file for EXOSTIV IP.
- `exi_xcvr_rst.qsys`: Internal file for EXOSTIV IP.
- `exi_xcvr_rx.qsys`: Internal file for EXOSTIV IP.
- `exi_xcvr_tx.qsys`: Internal file for EXOSTIV IP.
For Exostiv Dashboard software version 1.8.3 and older:

<table>
<thead>
<tr>
<th>File name</th>
<th>Usage</th>
<th>Add to Quartus project?</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;Instance name&gt;.qxp</code></td>
<td>EXOSTIV IP synthesized netlist.</td>
<td>YES</td>
</tr>
<tr>
<td><code>&lt;Instance name&gt;_wrapper.vhd</code></td>
<td>EXOSTIV IP top level wrapper. This module must be instantiated in the target design.</td>
<td>YES</td>
</tr>
<tr>
<td><code>&lt;instance name&gt;_wrapper.vho</code></td>
<td>Example template on how to instantiate the EXOSTIV IP in the target design.</td>
<td>NO this is an example template.</td>
</tr>
<tr>
<td><code>&lt;Instance name&gt;_pinout.tcl</code></td>
<td>Script containing the pinout constraints required by the EXOSTIV IP (like transceiver location).</td>
<td>This file must be ‘sourced’ in the project QSF file: source &lt;file path&gt;/&lt;Instance name&gt;_pinout.tcl</td>
</tr>
<tr>
<td><code>&lt;Instance name&gt;_timing.sdc</code></td>
<td>Constraint file containing the timing constraints relative to EXOSTIV IP.</td>
<td>YES</td>
</tr>
<tr>
<td><code>&lt;Instance name&gt;_wrapper_pkg.vhd</code></td>
<td>VHDL Package file containing types used for the EXOSTIV IP instantiation.</td>
<td>YES</td>
</tr>
<tr>
<td><code>xcvr_rx.qsys</code></td>
<td>RX Transceivers synthesized IP</td>
<td>YES</td>
</tr>
<tr>
<td><code>xcvr_tx.qsys</code></td>
<td>TX Transceivers synthesized IP</td>
<td>YES</td>
</tr>
</tbody>
</table>

Table 4 : EXOSTIV for Intel – files generated in RTL flow

**EXOSTIV IP Cache**

*The ‘EXOSTIV IP Cache’ functionality is available both from the ‘Insert EXOSTIV IP’ page in Netlist flow, and from the ‘Generate EXOSTIV IP’ in RTL flow. The EXOSTIV IP Cache controls are accessible from the ‘Manage Cache’ button on these pages.*

Using the EXOSTIV IP Cache is optional: the ‘Use IP Cache’ option must be selected to enable it.

The EXOSTIV IP Cache enables reusing previously generated EXOSTIV IPs and previously generated memories (RAMs) to skip the EXOSTIV IP synthesis or the EXOSTIV IP memories synthesis.

Using the cache may greatly speed up the process of inserting the EXOSTIV IP, especially when using an incremental debug process.

The button ‘Manage Cache’ available from the ‘Insert EXOSTIV IP’ window of the Core Inserter opens a window used to view and delete the contents of the cache.

The cache contents are sorted by:
1. Version of FPGA vendor tool software (Vivado, Quartus).
2. Target FPGA type
3. Version of EXOSTIV Dashboard software

It contains:
1. Synthesized EXOSTIV IP identified with their UUID.
2. The RAMs used with the IP
Deletes the whole IP cache

Deletes the selected element
Chapter 2: Analyzer

Requirements for using the EXOSTIV Dashboard Analyzer

The EXOSTIV Dashboard ‘Analyzer’ is the interface used to capture and analyze data from a running FPGA. The Analyzer window is configured to match the objects and settings defined with the EXOSTIV IP. These settings are included in the ‘EXOSTIV Dashboard project file’ (.epf).

Each EXOSTIV IP generated with the EXOSTIV Dashboard has got a unique identification number. This ID is used when connecting the EXOSTIV Probe to the target FPGA to check if the project that is loaded in the EXOSTIV Dashboard software corresponds to the EXOSTIV IP loaded in the target FPGA.

Hence, here are the cases when EXOSTIV Dashboard Analyzer will not be usable:
- **There is no ‘project’ defined:** in such a case, there is EXOSTIV IP defined and hence, the probe cannot be connected to the target FPGA. EXOSTIV Dashboard Analyzer does not have any valid setting about the capture units and data sets of the target design.

- **The EXOSTIV IP core has not been synthesized nor implemented in the target FPGA:** in such a case, there may exist some projects settings, but there is no implementation of the target design instrumented with the EXOSTIV IP. EXOSTIV Probe won’t be able to connect.

- **The project settings have been modified but the EXOSTIV IP core has not been synthesized or there is no implementation of the newly instrumented target FPGA:** in such a case, the project does not match the settings of the IP core that is loaded in the FPGA (if any). EXOSTIV Probe won’t be able to connect.

  ➔ Check Chapter 1: Core Inserter to know how to synthesize EXOSTIV IP and implement the instrumented design.

- **The project that’s loaded in EXOSTIV Dashboard does not match the EXOSTIV IP loaded in the target FPGA:** in such a case, the projects settings do not match the IP settings and the Probe won’t connect. Therefore, the Analyzer won’t be usable.

  ➔ Please load the target FPGA with the configuration file that corresponds to the active project in EXOSTIV Dashboard.
EXOSTIV Dashboard Analyzer provides controls grouped by capture unit. In the Analyzer, each Capture Unit has got its own ‘tab’.

A capture unit is a functional entity inserted in the EXOSTIV IP that connects to up to 16 multiplexed ‘data groups’.

Each data group can count up to 2,048 connections to logic nodes of the target FPGA.

Each capture unit contains logic for defining trigger conditions and – optionally – data qualification conditions. It also contains a memory buffer used as a FIFO.

The figure below shows a general view on EXOSTIV IP. The colored area shows what is controlled from the Dashboard Analyzer at runtime. The other parts are used automatically by the Dashboard software and the probe to change the IP settings and access the captured data at run-time. For detailed information about EXOSTIV IP, please refer to UG401 – EXOSTIV IP.
Capturing data – overview

Typically, capturing data involves defining the following:
- A ‘trigger’ condition, which is used to detect a logic condition based on the connected FPGA nodes, which defines when data must be recorded;
- A ‘Samples per capture’ value, which defines the number of samples to be recorded once a trigger condition is detected.
- A ‘trigger position’ in the capture: it defines the position of the trigger condition in the ‘Capture’.
- A ‘Number of Captures’, which defines the number of such trigger conditions that must be detected to end the capture process. A ‘capture’ ends once it has recorded the required number of samples. Then the capture unit waits until the trigger condition is met again and records a new capture. The process repeats until the specified number of captures is collected.
- Optionally, a ‘data qualification’ condition can be defined to filter the captured data. This condition is built as a logic condition on the target FPGA signals connected to the selected capture unit.

Capture Unit Selection - Tab organization.

Each capture unit can be controlled from its own tab. Click on the capture unit tab that you want to control and use.

Each tab provides the following controls, for one single capture unit.
- **Data Group Selection**: defines the data group to be observed from the selected capture unit.
- **Capture Control**: defines the way data is captured, the number of samples to capture, the trigger position in the capture and provides status about a running capture. This area also contains the ‘START/STOP’ buttons used to control a capture and the controls for automatically exporting the waves.
- **Trigger and Data Qualification**: this whole area is used to define trigger and data qualification conditions for the capture.
- **Waveform Viewer**: each capture unit tab includes its own waveform viewer to visualize, format and export the captured data.

The settings for one single capture unit are defined from the corresponding tab. To capture data from more than one capture unit, please check ‘Multiple Capture Control’ below.

Data Group Selection

Each Capture Unit can be connected to up to 16 data groups. The **Data Group Selection** drop-down list shows the data groups as defined in the project when setting up EXOSTIV IP with the Dashboard Core Inserter (please refer to Chapter 1: Core Inserter).

This control changes the settings of the IP in the target FPGA so data from the selected data group of the selected capture unit can be captured. The selection can be done for each capture unit.

In RTL flow, the ‘Data Group Selection’ area features an additional button ‘Edit Probes’ (see picture below).
Clicking on this button opens the ‘Data Probes Remapping’ window (see below).

**Edit Probes button:** allows remapping the names of data probes

**Capture unit selection tabs:**

**Data Groups connected to the selected capture unit:**
Formally, the EXOSTIV IP created with the RTL flow is a generic IP with generic ports called ‘cu_i_Trig[range]’ for data/trig ports and or cu_i_Data[range] for data only ports. When using EXOSTIV Analyzer, it is desirable to rename or regroup these inputs to ease the interpretation of the waves.

This window provides the following functionalities:
- Data Probes renaming
- Data Probes regrouping into bus
- Bus splitting

**To rename** data probe: double-click on the chose probe in the ‘name’ column. The name can then be edited.

**To regroup multiple probes into a bus**: Hold SHIFT or CTRL and select the probes to regroup by click on them, then click on ‘Make Bus’ button or right-click to open the contextual menu, and click on ‘Make Bus’.

**To split an existing bus while keeping its name**: select the bus and click on ‘Split Bus’ – or select the bus, right click and select ‘Split Bus’ from the contextual menu.

**To restore probes to their original names and grouping**: select them and click on ‘Restore’ – or select them, right click and select ‘Restore’ from the contextual menu.

The changes are reflected into the waveform window at the next capture. Hence, it is preferable to first define the probe names and grouping, and then proceed with capture.
## Capture Control

**Table 5 : Capture Controls**

<table>
<thead>
<tr>
<th>Control</th>
<th>Possible values</th>
<th>Effect / Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>Run with trigger</td>
<td>(clickable button)</td>
<td>Runs the capture taking all the defined settings into account: transfer mode, number of captures, samples per capture, trigger position, trigger &amp; data qualification conditions.</td>
</tr>
<tr>
<td>Run immediately</td>
<td>(clickable button)</td>
<td>Runs a single capture of the length defined by the ‘samples per captures’. The trigger and data qualification settings are ignored.</td>
</tr>
<tr>
<td>Stop</td>
<td>(clickable button – appears in blue when available)</td>
<td>Stops (interrupts) a running capture. When stopped, the data that has been already captured are uploaded and displayed for processing.</td>
</tr>
<tr>
<td>Connect Probe</td>
<td>(clickable button)</td>
<td>Attempts to detect and connect to an EXOSTIV Probe present on the USB port of the workstation.</td>
</tr>
</tbody>
</table>

**Data**

<p>| Transfer mode                   | Burst to Probe                  | In this mode, data is transferred by bursts whose size do not exceed the size of the FIFO |</p>
<table>
<thead>
<tr>
<th>Control</th>
<th>Possible values</th>
<th>Effect / Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stream to Probe</td>
<td>Implemented in the capture unit. This mode does not involve ‘streaming’ data to the EXOSTIV Probe. Single or multiple burst can be sent.</td>
<td></td>
</tr>
<tr>
<td>Number of captures</td>
<td>1 to a maximum as defined in Table 6</td>
<td>Defines the number of captures of size defined by the ‘Samples per capture’. The range next to the control helps compute the possible values. This range is based on the total memory available in the probe, the transfer mode and the number of defined capture units and the number of samples per capture. Please refer to Table 6 to know how to compute this range.</td>
</tr>
<tr>
<td>Samples per capture (top control – drop down list)</td>
<td>32 to the capture unit’s FIFO length by steps of power of 2.</td>
<td>Defines the size of each capture in ‘Burst to Probe’ mode. The range next to the control helps compute the possible values. Please refer to Table 6 for more information about how to compute this range.</td>
</tr>
<tr>
<td>Samples per capture (bottom control)</td>
<td>Capture unit’s FIFO length to a maximum defined in Table 6, by steps of 512 (auto rounded to closest upper value).</td>
<td>Defines the size of each capture in ‘Streaming to Probe’ mode. The range next to the control helps compute the possible values. Please refer to Table 6 for more information about how to compute this range.</td>
</tr>
</tbody>
</table>

**Trigger**

- **Trigger position**: 2 to Samples per capture-2. Defines the position of the trigger in each capture. The value specifies a sample number.

**Status**: progress bars with the number of captures and the collected samples in the running capture.

**Auto-export captures**: use these controls to export data automatically when it is collected.

<table>
<thead>
<tr>
<th>Enable auto export</th>
<th>Enabled / Disabled</th>
<th>Select to enable auto export of the data to a file</th>
</tr>
</thead>
<tbody>
<tr>
<td>Disable wave viewer</td>
<td>Select if you do not want to encode the captured data in the waveform viewer format. In such a case, data won’t be displayed in the waveform viewer.</td>
<td></td>
</tr>
<tr>
<td>Output folder</td>
<td>Use to specify the output folder where files should be exported.</td>
<td></td>
</tr>
<tr>
<td>File name</td>
<td>Use to specify the exported file name.</td>
<td></td>
</tr>
<tr>
<td>File handling</td>
<td>Defines the desired behavior when exporting the data to files.</td>
<td></td>
</tr>
<tr>
<td>File format</td>
<td>Defines the file format: binary (header + binary data) or CSV file.</td>
<td></td>
</tr>
<tr>
<td>Radix</td>
<td>Defines the number format for the exported data.</td>
<td></td>
</tr>
</tbody>
</table>
The Capture Control ranges and values are defined according to the relation below.

<table>
<thead>
<tr>
<th>Table 6 : Capture Units ranges</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>NCap x SamplesCap x CUWidth ≤ ProbeMem / NCU</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NCap</th>
<th>Number of captures</th>
<th>Defines the number of ‘captures’. A ‘capture’ is a number of samples recorded from the selected data group and under the conditions defined with the trigger and the data qualification (see at this paragraph). The size of the capture is defined with the ‘Samples per captures’. The trigger condition defines the condition for starting a capture. The trigger position defines where the trigger is located in the capture. The total number of recorded samples is defined by the ‘Samples per capture’ (SamplesCap) value. EXOSTIV attempts to collect the specified number of ‘captures’. Once a single capture is over, it waits until the trigger condition is met again, records a new ‘capture’ until the total number of captures is collected.</th>
</tr>
</thead>
<tbody>
<tr>
<td>SamplesCap</td>
<td>Samples per capture</td>
<td>Defines the number of ‘samples’ to be recorded from the selected data groups for each capture. The width of a sample is defined by the largest data set connected to the capture unit. In ‘Burst to Probe’ mode, this number is based on the capture unit’s FIFO size in the IP. The minimum is 32 and the maximum is the FIFO size. The value is defined as a power of 2. In ‘Stream to Probe’ mode, this number is based on the probe memory (data is streamed to the probe). The minimum is the size of the capture unit’s FIFO. The maximum depends on the probe memory allocated to the capture unit (1/ NCU).</td>
</tr>
<tr>
<td>CUWidth</td>
<td>Capture unit width</td>
<td>Width in bits of the capture unit. This value is defined by the widest data group connected to this capture unit. The width of a data group is the number of bits (FPGA nodes) it is connected to.</td>
</tr>
<tr>
<td>ProbeMem</td>
<td>Probe memory</td>
<td>Total memory in EXOSTIV Probe = 8 Gigabyte.</td>
</tr>
<tr>
<td>NCU</td>
<td>Number of Capture Units</td>
<td>Total number of capture units implemented in the EXOSTIV IP. This value ranges from 1 to 16.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Other useful values</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIFO Memory per capture unit</td>
</tr>
<tr>
<td>Probe memory allocation per capture unit</td>
</tr>
</tbody>
</table>
Trigger & Data Qualification

Trigger & Data Qualification: overview

The trigger & data qualification controls are split into 2 areas, as described in the figure below.

The trigger and the data qualification conditions are based on the definition of the following:
- One AND equation: it specifies a set of conditions on the capture unit’s signals combined as a logic AND.
- One OR equation: it specifies a set of conditions on the capture unit’s signals combined as a logic OR.
- Each equation can use a combination of conditions local to the selected capture unit and the result of the trigger or data qualification from another capture unit.
- The AND and the OR equations described above are combined to form the trigger or the data qualification unit. This combination is defined with the right-hand, as a graphical combination. Please refer to the figure below for an overview of the available paths.
Defining Trigger & Data Qualification: usage and rules

Suppose you’d like to modify the AND Equation of the trigger. Please proceed as follows:

1. To add a condition to the list, click on the ‘+’ sign at the top. This opens a window called ‘Trigger Signals’.

   ![Trigger Signals Window]

   In this window you can find the list of the signals still available to add a condition to the AND equation.

   **Warning:** This list is composed of the signals from the selected data group connected to the selected capture unit, that are not already used in either the AND or the OR equation. So each signal that is marked as ‘trigger’ during core insertion (please refer to Core Inserter – Capture Configuration) can be used once in the equations defining the triggers.

2. Select the desired signals and click on ‘Add Selected’. Or ‘Add All’. Then, click on ‘Done’. The added signals disappear from the list.

3. The AND equation window is completed with the signals we have added:

   Each of the lines in the Equation window is formatted as follows:

   ![Equation Line Example]

   - **Enable or disable condition**
   - **Signal name**
   - **Operator**
   - **Value**
   - **Radix**
<table>
<thead>
<tr>
<th>Control</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enable / Disable condition</td>
<td>Select to enable condition. Unselect to disable condition.</td>
</tr>
<tr>
<td>Operator</td>
<td>Drop-down list with the available operators:</td>
</tr>
<tr>
<td></td>
<td>Always available:</td>
</tr>
<tr>
<td></td>
<td>== : equality</td>
</tr>
<tr>
<td></td>
<td>!= : inequality</td>
</tr>
<tr>
<td></td>
<td>Only available if Levels/Edges/Comparisons was chosen as an option for ‘Trigger unit type’ at Core insertion (refer to Core Inserter – Capture Configuration)</td>
</tr>
<tr>
<td></td>
<td>&gt; : greater than</td>
</tr>
<tr>
<td></td>
<td>&lt; : smaller than</td>
</tr>
<tr>
<td></td>
<td>&gt;= : greater or equal to</td>
</tr>
<tr>
<td></td>
<td>&lt;= : smaller or equal to</td>
</tr>
<tr>
<td></td>
<td>[...] : in range</td>
</tr>
<tr>
<td></td>
<td>![…] : out of range</td>
</tr>
<tr>
<td>Value</td>
<td>Value for combination. Right-click on the fields shows some of the options at bit level.</td>
</tr>
<tr>
<td></td>
<td>Bit level (binary) possible values:</td>
</tr>
<tr>
<td></td>
<td>X : don’ care</td>
</tr>
<tr>
<td></td>
<td>0 : logic 0</td>
</tr>
<tr>
<td></td>
<td>1 : logic 1</td>
</tr>
<tr>
<td></td>
<td>R : rising edge</td>
</tr>
<tr>
<td></td>
<td>F : falling edge</td>
</tr>
<tr>
<td></td>
<td>B: any edge</td>
</tr>
<tr>
<td></td>
<td>N : no edge</td>
</tr>
<tr>
<td></td>
<td>Hexadecimal or Decimal values can also be entered if the corresponding radix is chosen (see below).</td>
</tr>
<tr>
<td>Radix</td>
<td>Radix for ‘Value’. Right-click to open the menu to change this:</td>
</tr>
<tr>
<td></td>
<td>![Radix menu]</td>
</tr>
<tr>
<td></td>
<td>bin : Binary</td>
</tr>
<tr>
<td></td>
<td>dec: Decimal</td>
</tr>
<tr>
<td></td>
<td>hex: Hexadecimal</td>
</tr>
</tbody>
</table>
Cross-capture unit trigger

By default, it is possible to use the result of a trigger condition from one capture unit as a source trigger condition for another capture unit. Because capture units are not always located in the same clock domain, some options are available.

At the bottom of each (AND or OR) equation window, locate the following control ‘Use other capture units’. Select tick box to enable it.

Click on the ‘pencil icon’ to edit the options:
A window opens, with the list of the available capture units (different from the active CU):

Click on ‘Done’ once set up.

The ‘label icon’ allows defining a custom logic name for the condition.
Remark about cross-capture unit triggering with multiple clock domains:

When the same sampling clock is used for the capture units, the event sent from the source capture unit to the destination CU is fully synchronous and the detection thereof is immediate. In such a case, it is advised to select the option ‘Common clock’ so everything remains synchronous.

When the source and destination capture units do not use the same clock the source trigger event is latched into the destination capture unit. Once the event is seen at the output of the latch, the latch is reset. It is important to note that there will be an undefined time between the generation of the source event and its detection at the destination capture unit.

Waveform viewer (MYRIAD™)

Features – Overview:
- Dock/Undock window (double-click in title);
- Gigabyte-capable waveform viewer;
- Wave database save / export (CSV, binary, VCD);
- Waves formatting (color, size) – Analog or digital display – binary, hexadecimal, unsigned;
- Formatting save / recall;
- Flexible and fast zoom, even on very large databases;
- Multi-marker;
- Event and value search;
- Multi-burst display (background color change)
- Burst numbering / special trigger display
- Multi-scale sample count (absolute or within each burst).

Multiple Capture Control

The optionally removable pane of the left-hand side of the Analyzer window provides the controls for running captures from multiple capture units.

The capture settings must be defined for each capture unit separately.

Select the tick box corresponding to the desired Capture Units and use the run with trigger or run controls.
Status bar

The Status bar returns the connection status of:
- the chosen project flow ('Netlist' or 'RTL').
- the connection between Vivado and EXOSTIV Dashboard if the netlist flow is used.
- the EXOSTIV Probe with the PC ('EXOSTIV Probe').
- the EXOSTIV Probe with EXOSTIV IP ('FPGA link'). When properly connected, the red 'X' turns to a green 'V'.

---

The table below shows the status of various connections:

- **Netlist flow**
- **Vivado link** (X)
- **EXOSTIV Probe** (X)
- **FPGA link** (X)
Appendix A – EXOSTIV Dashboard Installation Notes

Installing EXOSTIV Dashboard – Windows 32/64 bit

1) Download the latest version of EXOSTIV Dashboard: go to: www.exostivlabs.com/download
   Pick the desired version and register to request the download.
2) Unpack the program to start installation. Follow the installation process.
Installing the EXOSTIV Probe USB driver

The EXOSTIV probe requires a USB driver to be installed:

1) Connect the EXOSTIV Probe to the PC with the USB cable and power it on.
2) If not automatically prompted to install a driver, start Windows’ Device Manager and locate the EXOSTIV Probe in the list:

   Right-click on ‘EXOSTIV Probe’ and select ‘Update Driver Software...’
How do you want to search for driver software?

- Search automatically for updated driver software
  Windows will search your computer and the Internet for the latest driver software for your device, unless you’ve disabled this feature in your device installation settings.

- Browse my computer for driver software
  Locate and install driver software manually.

Browse for driver software on your computer

Search for driver software in this location:

Program Files (x86)\Exostiv Labs\EXOSTIV\dashboard\drivers\v62

Let me pick from a list of device drivers on my computer
This list will show installed driver software compatible with the device, and all driver software in the same category as the device.
Installing the EXOSTIV Dashboard button in Vivado

(Appplies to EXOSTIV for Xilinx only)

EXOSTIV for Xilinx provides a ‘netlist flow’, that enables EXOSTIV IP insertion after synthesis. This flow requires linking EXOSTIV Dashboard to Vivado using a shortcut to a script in Vivado’s toolbar. This shortcut is automatically added at the end of the EXOSTIV Dashboard software installation.

In cases where the installation program fails to locate the Vivado installation properly, it is possible that no button gets inserted in the Vivado toolbar.

Please check your Vivado toolbar. If the EXOSTIV icon is NOT visible, then you have to install it manually:

To install the EXOSTIV Dashboard shortcut into Vivado, please use one of the following procedures:

Procedure #1 – Through EXOSTIV Dashboard menu (semi-automatic).

1. Close Vivado.
2. Start EXOSTIV Dashboard
3. Click on the following menu item: Tools > Install Dashboard Shortcut
4. You should receive the message: 'Integration with Vivado succeeded'.

Procedure #2 – Setting it up from Vivado

1. Start Vivado
2. Click on the following menu item: **Tools > Customize Commands > Customize commands**...

3. Hit on the green ‘+’ button on the upper left corner:

   ![Customize Commands Window]

4. Type ‘EXOSTIV Dashboard’ in the dialog that opens. Press ENTER.
5. Enter the following lines in the main dialog window:
   - Run command: source "C:/Program Files (x86)/Exostiv Labs/EXOSTIVDashboard/vivado_server.tcl" -notrace
   - Select ‘Add to the toolbar’
   - Optionally add the following tooltip: Start EXOSTIV Dashboard
   - Icon file path: C:/Program Files (x86)/Exostiv Labs/EXOSTIVDashboard/Exostiv-icon_32x32.png

Please replace ‘C:/Program Files (x86)/Exostiv Labs/EXOSTIVDashboard' with the alternate path that you used for installing the EXOSTIV Dashboard software.
Installing EXOSTIV Dashboard – Linux

1. Please refer to:
   - EXOSTIV Dashboard for Xilinx – Technical specifications
   - EXOSTIV Dashboard for Intel – Technical specifications
to check the supported Linux distributions and versions.

2. Download the latest version of EXOSTIV Dashboard: go to: http://www.exostivlabs.com/support/downloads/
   Pick the desired version and register to request the download.

3. Make the installer executable

   In the window manager, right-click on the installer. Select the “Permissions” tab and enable the “Allow executing file as program” checkbox.

4. Run the installer

   Double click on the installer to start the software installation. Click three times on “Forward”, then on “Finish”.

![Installer window](image)
At the end of the installation, two new icons appear on the desktop to start and uninstall the application.
Before running the application

EXOSTIV Dashboard requires libusb-1.0-0 to access the probe. Type following command to install libusb:

```
sudo apt-get install libusb-1.0-0
```

Enter the administrator password to complete the installation.

Libusb requires administrator privilege to use the USB bus. To remove this limitation, proceed as follows:

- Open file “/lib/udev/rules.d/50-udev-default.rules” in a text editor like gedit with administrator rights.
- Search for the following line in the file:
  `SUBSYSTEM=="usb", ENV{DEVTYPE}=="usb_device", MODE="0664"
  Replace with this line:
  `SUBSYSTEM=="usb", ENV{DEVTYPE}=="usb_device", MODE="0666"
- Save the file.

Integration with Vivado

Linking EXOSTIV Dashboard to Vivado for Core Insertion requires using a shortcut to a script in Vivado’s toolbar.

In Vivado, open the “Customize Commands…” dialog with Tools > Customize Commands > Customize Commands…

Click on the sign and enter “EXOSTIV Dashboard” as menu name and press Enter.

Complete the fields on the right side as follows:
- Run command: `source "/home/<user>/"<EXOSTIV installation directory>/vivado_server.tcl" -notrace
- Icon file path: "/home/<user>/"<EXOSTIV installation directory>/Exostiv-icon.png

Replace <user> with the user name. Or adapt the path according to the installation folder. Click on “OK” to validate the changes and close the dialog box.

The newly created custom command should now appear in the menu.

A new button will appear in the toolbar.

The new menu entry and the new button can now be used to start EXOSTIV Dashboard.

### Using the application from a command prompt

The EXOSTIV Dashboard can be started from a command prompt. First go the install folder, typically “cd ./EXOSTIV-1.5.4” and execute command “./ExostivDashboard.sh”.

6. Enter the following lines in the main dialog window:
   - Run command: `source "C:/Program Files (x86)/Exostiv Labs/EXOSTIVDashboard/vivado_server.tcl" -notrace`
   - Select ‘Add to the toolbar’
   - Optionally add the following tooltip: Start EXOSTIV Dashboard
   - Icon file path: C:/Program Files (x86)/Exostiv Labs/EXOSTIVDashboard/Exostiv-icon_32x32.png

Please replace ‘C:/Program Files (x86)/Exostiv Labs/EXOSTIVDashboard’ with the alternate path that you used for installing the EXOSTIV Dashboard software.
Appendix B – Using ‘Design Checkpoints’ (DCP) flow type

(This section applies to EXOSTIV for Xilinx)

Using Vivado with and without project files (.xpr)

Xilinx Vivado provides several ways to define and implement FPGAs. The default usage of EXOSTIV implies defining ‘projects’ files in Vivado (.xpr).

However, in some cases, project files are not used – especially when the target FPGA design is not synthesized with Vivado, but with a third-party EDA synthesis tool.

A very common way of using Vivado is to proceed by successively saving ‘Design Checkpoints’ (.DCP). Such checkpoints allow saving the state of the implemented design at any point of the flow. By using checkpoints, it is not mandatory to use project files (.xpr). The set of commands that can be used in Vivado differ on whether a project file is used or not.

In this section, we present an alternate flow for using Vivado and EXOSTIV Dashboard without Vivado .xpr project file.

Flow

- We suppose that Vivado is used with the target FPGA design after synthesis. The synthesized design is loaded into Vivado as a netlist. Hence, the starting point is a design checkpoint (.DCP) saved with Vivado after loading the target FPGA design. We suppose that no Vivado project is defined.

- In the EXOSTIV Dashboard, calling the implementation run is based on the preexistence of a Vivado project file. For this reason, the implementation of the FPGA design instrumented with the EXOSTIV IP cannot be started from EXOSTIV Dashboard. Hence, the option of starting the implementation from the EXOSTIV Dashboard must be de-selected.
- After loading the synthesized design into Vivado (possibly recalling the corresponding design checkpoint), the EXOSTIV Dashboard can be linked to Vivado with the usual flow (please refer to section starting from ‘Core Inserter - Overview’).
Pressing the ‘Insert EXOSTIV IP’ button from the Insert EXOSTIV IP window of the Core Inserter will start and run the flow up the ‘Design Rules Check’. Thereafter, the result is an ‘instrumented synthesized design’, that is, the same original design netlist, where a synthesized EXOSTIV IP is inserted and connected to the nodes chosen with the EXOSTIV Core Inserter.

- Save your EXOSTIV Dashboard project file.
- From there, the implementation of this ‘instrumented design’ must be manually started. Here is how:

  1. Switch to the Vivado session where the synthesized design had been loaded originally. The unit ‘exi_top’ (EXOSTIV IP top) should be present in the design.
2. Successively use the following commands from the Vivado command line interface:
   - `Opt_design`
   - `(optionally: power_opt_design)`
   - `Place_design`
   - `(optionally: phys_opt_design)`
   - `Route_design`
   - `Write_bitstream <file name>`

   *Please refer to Vivado command line / batch mode user's guide for additional details and options.*

3. You can then load the FPGA configuration and use EXOSTIV Analyzer.
Copyright

© Byte Paradigm sprl 2017. Exostiv Labs™, the Exostiv Labs logo, EXOSTIV™ and MYRIAD™ are trade names and/or trademarks of Byte Paradigm sprl. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Byte Paradigm sprl is a company registered in Belgium, 18 Avenue Molière, 1300 Wavre. VAT / REG nr: BE0873.279.914.

Disclaimer

THIS DOCUMENT IS PROVIDED “AS IS”. EXOSTIV LABS PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, EXOSTIV LABS makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

The contents of this document are subject to change without notice. This document may contain information on a Exostiv Labs product under development by Exostiv Labs. Exostiv Labs reserves the right to change or discontinue work on any product without notice.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL EXOSTIV LABS BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF EXOSTIV LABS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Exostiv Labs products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Exostiv Labs products in such critical applications.

http://www.exostivlabs.com