

# Connection example between FPGA transceiver bank and ARF6-08 / ARF6-RA-08 connector


This example is based on Artix Ultrascale+ device.

Any device of the following families can be used:

7SERIE  
ULTRASCALE  
ULTRASCALE+  
VERSAI

The following transceiver types are supported:

GTX  
GTH  
GTY  
GTYP  
GTM (Versal only)



Place AC coupling capacitors close to FPGA


Place AC coupling capacitors close to FPGA

A reference clock must be provided to the transceiver bank for proper operation. The clock can be applied locally to REFCLK0 or REFCLK1 input port, or be internally routed from adjacent transceiver banks.  
(refer to AMD Xilinx device documentation for more details and for applicable restrictions)

A single clock is required for the Exostiv IP.

Unused clock input port can generally be left floating/unconnected.  
(refer to AMD Xilinx device documentation for more details)

Refer to the Exostiv Labs knowledge base to get the list of recommended clock frequencies.  
<https://www.exostivlabs.com/knowledgebase>  
Search for "reference clock frequencies"



The same pinout must be used for horizontal or vertical connector.

SAMTEC part number:

vertical : ARF6-08-S-D-A-K-TR  
horizontal: ARF6-08-S-RA-TR

### IMPORTANT NOTES:

- Pin swap within any TX or RX pair is allowed.  
This means that the P and N signals can be swapped within any pair.
- The channel mapping between FPGA and connector can be changed, but the relative mapping position of TX and RX pairs must be respected. This means that if a RX channel of the FPGA is connected to pair RX(i) on the connector (with i = 0,1,2 or 3), then the corresponding FPGA TX channel must be connected to pair TX(i) on the connector.
- To use the Exostiv IP:
  - a single RX channel is required, more can be connected.
  - from minimum 1, to maximum 4 TX channels can be used.
  - all channels must come from the same QUAD.

<b>EXOSTIV</b> LABS		Date: Wednesday, November 06, 2024	
		Title ARF6-08	Size A4
Variant <b>&lt;Variant Name&gt;</b>		Project CONN_EXAMPLE	
		Rev 1.0	
<b>CONFIDENTIAL</b>		Sheet 1 of 3	

# Connection example between FPGA transceiver bank and QSFP28 connector for ACTIVE CABLE usage

This example is based on Artix Ultrascale+ device.


Any device of the following families can be used:

7SERIE  
ULTRASCALE  
ULTRASCALE+  
VERSAL

The following transceiver types are supported:

GTX  
GTH  
GTY  
GTYP  
GTM (Versal only)

## Transceiver Bank




A reference clock must be provided to the transceiver bank for proper operation. The clock can be applied locally to REFCLK0 or REFCLK1 input port, or be internally routed from adjacent transceiver banks.  
(refer to AMD Xilinx device documentation for more details and for applicable restrictions)

A single clock is required for the Exostiv IP.

Unused clock input port can generally be left floating/unconnected.  
(refer to AMD Xilinx device documentation for more details)

Refer to the Exostiv Labs knowledge base to get the list of recommended clock frequencies.  
<https://www.exostivlabs.com/knowledgebase>  
Search for "reference clock frequencies"

## QSFP28 Connector



### IMPORTANT NOTES:

- Pin swap within any TX or RX pair is allowed. This means that the P and N signals can be swapped within any pair.
- The channel mapping between FPGA and connector can be changed, but the relative position of TX and RX pairs must be respected. This means that if a RX channel of the FPGA is connected to pair RX(i) on the connector (with i = 0,1,2 or 3), then the corresponding FPGA TX channel must be connected to pair TX(i) on the connector.
- To use the Exostiv IP:
  - a single RX channel is required, more can be connected.
  - from minimum 1, to maximum 4 TX channels can be used.
  - all channels must come from the same QUAD.

<b>EXOSTIV</b> LABS		Date: Wednesday, November 06, 2024	
		Title QSFP28_ACTIVE	Size A4
Variant -<Variant Name>		Project CONN_EXAMPLE	Rev 1.0
<b>CONFIDENTIAL</b>		Sheet 2	of 3

# Connection example between FPGA transceiver bank and QSFP28 connector for **PASSIVE CABLE** usage


This example is based on Artix Ultrascale+ device.

Any device of the following families can be used:

7SERIE  
ULTRASCALE  
ULTRASCALE+  
VERSAI

The following transceiver types are supported:

GTX  
GTH  
GTY  
GTYP  
GTM (Versal only)



A reference clock must be provided to the transceiver bank for proper operation. The clock can be applied locally to REFCLK0 or REFCLK1 input port, or be internally routed from adjacent transceiver banks. (refer to AMD Xilinx device documentation for more details and for applicable restrictions)

A single clock is required for the Exostiv IP.

Unused clock input port can generally be left floating/unconnected. (refer to AMD Xilinx device documentation for more details)


Refer to the Exostiv Labs knowledge base to get the list of recommended clock frequencies. <https://www.exostivlabs.com/knowledgebase> Search for "reference clock frequencies"

### IMPORTANT NOTES:


- Pin swap within any TX or RX pair is allowed. This means that the P and N signals can be swapped within any pair.
- The channel mapping between FPGA and connector can be changed, but the relative position of TX and RX pairs must be respected. This means that if a RX channel of the FPGA is connected to pair RX(i) on the connector (with i = 0,1,2 or 3), then the corresponding FPGA TX channel must be connected to pair TX(i) on the connector.
- To use the Exostiv IP:
  - a single RX channel is required, more can be connected.
  - from minimum 1, to maximum 4 TX channels can be used.
  - all channels must come from the same QUAD.

If a passive QSFP28 cable is used, then all power and control pins of the QSFP connector can remain unconnected. In this case, optical transceiver module can NOT be used.

## QSFP28 Connector



## QSFP28 Cage



		Date: Wednesday, November 06, 2024	
		Title	Size
Variant <b>&lt;Variant Name&gt;</b> <b>CONFIDENTIAL</b>		QSFP28_PASSIVE	A4
		Project	Rev
		CONN_EXAMPLE	1.0
		Sheet	3 of 3