Visibility inside FPGAs

Exostiv IP In Exostiv Dashboard

Knowledge Base

Category - Exostiv IP in Exostiv Dashboard

Articles

Can I use transceivers located in separate quads for the same IP instance?
What is the ‘User Register’ and how do I use it?
Microchip FPGA: which files are produced in RTL flow and how do I use them?
Intel FPGA: which files are produced in RTL flow and how do I use them?
AMD FPGA: which files are produced in RTL flow and how do I use them?
Issue when using Vivado 2020.2
How much FPGA resources does Exostiv IP consume?
In netlist insertion mode, how are nets preserved so they can be probed and not removed during logic optimization?
Can I rename the probed signals?
What is the 'event counter' and how do I use it?
How do I send a cross-capture unit trigger?
What is 'Number of pipes' in the Capture Configuration of EXOSTIV IP?
Can I use optical SFP cables?
How to use the timing constraints generated by Exostiv Dashboard for Intel?
'Failed to assign pinout' error
Using 'Design Checkpoint' (DCP) flow type
How do I update the MICA board configuration?
Can I share transceiver resources between EXOSTIV IP and the design?
How many nodes can I sample continuously without creating overflows?
How do I remove EXOSTIV IP from my netlist to restart insertion?
How can I easily wire my IP throughout hierarchy in RTL flow?
EXOSTIV Probe cannot connect to the target design. What now?
What is 'Storage Qualification'?
Can the EXOSTIV Probe provide the transceiver clock?
Why do I get an 'overflow'?
Can I probe multiple clock domains?
Can I use Synplify instead of the FPGA vendor synthesis tool?
How many FPGA nodes can I connect to EXOSTIV IP?
+ 20 Articles
Show Remaining Articles
×