Which files are produced in RTL flow and how do I use them?

This article was split into 2 separate articles, one for Xilinx FPGA and the other for Intel FPGA.