Massive Real-time FPGA Data Capture A game-changer to prevent bug escapes to production. Welcome to this recorded session - thank you for your interest. If you are using AMD Ultrascale™(+) devices then you will be fully aware of the complexity of the designs these FPGAs can hold
Read more →
If you are using complex FPGA devices then you will be fully aware of the complexity of the designs these FPGAs can hold and the considerable time and effort required to verify the functionality. Even with all the modern design verification techniques available, and extensive lab testing,
Read more →
Record 8GB from a running FPGA - really. In this blog post, I demonstrate 2 different - and extreme? - capture scenarios made possible with EXOSTIV. In the 2 cases, I have used a VCU108 Virtex Ultrascale development kit from Xilinx. (see Xilinx'coverage of EXOSTIV in the
Read more →
