FPGA Debug Reloaded.

EXOSTIV for Xilinx FPGA – Technical specifications

EXOSTIV for Xilinx FPGA – Technical Specifications

Devices & Platforms

Supported FPGA devices* Xilinx Artix-7, Kintex-7, Virtex-7, Zynq,
Ultrascale, Ultrascale+ devices
Xilinx Vivado version from 2015.4 to 2016.4 is required. 2017.1 is under development and not currently supported
EXOSTIV™ probe connectivity HDMI and SFP/SFP+ connector types With FMC adapter
PC connectivity USB 2.0 and above USB 3.0 recommended
PC requirements min. 1 GB RAM available
OS Support Windows and Linux Win32/64 version 7, 8.x, 10.
Linux version: CentOS 6.7 & 6.8**, RHEL 6.4** & 6.5**,
CentOS 7.2***, RHEL 7.2***,
Ubuntu from 16.04***
* Other FPGA devices: contact us for roadmap.
** EXOSTIV Dashboard Core Inserter only.
*** EXOSTIV Dashboard Core Inserter and Analyzer.


Device family Supported Beta In roadmap
Virtex-7 GTX / GTH
Kintex-7 GTX
Artix-7 GTP
Zynq-7000 GTX
Virtex Ultrascale GTH / GTY
Kintex Ultrascale GTH
Virtex Ultrascale+ GTH / GTY
Kintex Ultrascale+ GTH / GTY
Zynq Ultrascale+ GTH / GTY

Probes – Models & Availability

EXOSTIV™ Probe EP3000
3.75 Gbps max./channel
6.6 Gbps max./channel
12.5 Gbps max./channel
1 channel NOW NOW NOW
2 channels NOW NOW NOW
4 channels NOW NOW NOW


Please fill in the form below to download the documentation about EXOSTIV™

Yes, I'd like to receive Exostiv Labs Monthly newsletter


Probe memory 8 GB
Connectivity HDMI and SFP/SFP+ on all probes
Number of Gigabit Transceiver channels 1, 2 or 4
Max. data rate per channel 3.75, 6.6 or 12.5 Gbps
Max. sampling speed in FPGA Only limited by target FPGA
Max. number of observable FPGA nodes 32,768
Max. number of capture units 16
Max. number of FPGA nodes per capture unit 2,048
Min. FPGA memory per capture unit 1 block RAM
Data groups multiplexing Up to 16 groups per capture unit
Triggering capabilities Level or transition
AND, OR, range conditions
Data qualification (data filtering)
Sequential triggers in roadmap
Concurrent triggering of 1 to 16 capture units
Cross-clock domain triggering
Transitional storage
Trigger positioning
Capture modes Stream or burst to probe
Synthesis / Implementation of IP Requires Xilinx Vivado version 2015.4 or newer. – Vivado 2016.4 support soon available.
IP insertion level After synthesis (at netlist level)
Manual RTL insertion
Data visualization With MYRIAD™ waveform viewer
Data export vcd, csv and binary formats


Sign in to our Newsletter