Visibility into the FPGA.

How to use the timing constraints generated by Exostiv Dashboard for Intel?

How to use the timing constraints generated by Exostiv Dashboard for Intel?

Applies to Exostiv for Intel only.
Exostiv Dashboard for Intel generates a timing constraint file along with the generated IP – by default: exi_top_timing.sdc.
In the Quartus project file, this file must be placed after any other existing timing constraint file in your project.
The timing constraint file generated by Exostiv Dashboard uses the preexisting user-defined timing constraint. Other timing constraints have to be defined before applying Exostiv constraints.

STAY IN TOUCH

Sign in to our Newsletter