Visibility into the FPGA.

Vivado core generation stops unexpectedly

< All Topics
Print

Vivado core generation stops unexpectedly

Applies to Exostiv Dashboard for Xilinx.

Exostiv core insertion for Xilinx uses Vivado to:
– synthesize the Exostiv IP
– insert it into the target design
– optionally run implementation (place and route) and bitstream generation.

Hence, having a stable Vivado installation with an available license that supports your device is required.
The supported Vivado versions can be found in the technical specifications.

In addition, in case one of the above processes stops unexpectedly, you should check if your machine matches the Xilinx Vivado memory requirements:
https://www.xilinx.com/products/design-tools/vivado/memory.html

×